Master’s Thesis Presentation • Systems and Networking • Combining High-Level-Synthesis and Register-Transfer Level Design for Programmable Hardware
Please note: This master’s thesis presentation will take place in DC 2314.
Kimiya Mohammadtaheri, Master’s candidate
David R. Cheriton School of Computer Science
Supervisor: Professor Mina Tahmasbi Arashloo