CS 453 / 698: Software and Systems Security

Module: Hardware Security

Lecture: security features, enablers, and accelerators

Meng Xu (University of Waterloo)

Fall 2024

- [Intel Control-flow Enforcement Technology \(CET\)](#page-8-0)
- [Arm Pointer Authentication \(PA\)](#page-19-0)
- [Intel Memory Protection Extensions \(MPX\)](#page-29-0)
- [Arm Memory Tagging Extension \(MTE\)](#page-43-0)
- [Capability Hardware Enhanced RISC Instructions \(CHERI\)](#page-54-0)
- [Authenticated boot and Root-of-Trust \(RoT\)](#page-62-0)

A: There are generally two views on hardware-assisted security:

A: There are generally two views on hardware-assisted security:

Hardware runs at an even higher privilege level such that a malicious or compromised kernel cannot temper with $-$ e.g., TPMs or TEEs (next lecture)

A: There are generally two views on hardware-assisted security:

- Hardware runs at an even higher privilege level such that a malicious or compromised kernel cannot temper with $-$ e.g., TPMs or TEEs (next lecture)
- Hardware can accelerate security mechanisms that are conventionally enforced by kernel, compiler, or even the developers manually — e.g., CHERI (this lecture)

Adapted from survey paper [A Comprehensive Survey of Hardware-Assisted Security:](https://doi.org/10.1016/j.iot.2019.100055)

[From The Edge to The Cloud](https://doi.org/10.1016/j.iot.2019.100055)

- [Intel Control-flow Enforcement Technology \(CET\)](#page-8-0)
- [Arm Pointer Authentication \(PA\)](#page-19-0)
- [Intel Memory Protection Extensions \(MPX\)](#page-29-0)
- [Arm Memory Tagging Extension \(MTE\)](#page-43-0)
- [Capability Hardware Enhanced RISC Instructions \(CHERI\)](#page-54-0)
- [Authenticated boot and Root-of-Trust \(RoT\)](#page-62-0)

Control-Flow Integrity (CFI) is a classic example of runtime reference monitor in software security.

CFI is also sometimes referred to as program shepherding

monitoring control flow transfers during program execution to enforce a security policy — from [a paper in USENIX Security'02.](https://www.usenix.org/conference/11th-usenix-security-symposium/secure-execution-program-shepherding)

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) Basic ideas of CFI

```
1 void f1():
2 void f2();
3 void f3();
4 void f4(int, int);
5
6 void foo(int usr) {
7 void (*func();
8
9 if (usr == MAGIC)
10 func = f1;
11 else
12 func = f2:
13
14 // forward edge CFI check
15 CHECK CFI_FORWARD(func):
16 func();
17
18 // backward edge CFI check
19 CHECK CFI_BACKWARD():
20 }
```
Option 1: allow all functions

- f1, f2, f3, f4, foo, printf, system, ...

Option 2: allowed only functions defined in the current module

- f1, f2, f3, f4, foo

Option 3: allow functions with type signature void (*)()

- f1, f2, f3

Option 4: allow functions whose address are taken (e.g., assigned)

- f1, f2

Illustration taken from [Microsoft Talk: The Evolution of CFI Attacks and Defenses](https://github.com/microsoft/MSRC-Security-Research/tree/master/presentations/2018_02_OffensiveCon)

RFG relies on a secret: the shadow stack's virtual address

Illustration taken from [Microsoft Talk: The Evolution of CFI Attacks and Defenses](https://github.com/microsoft/MSRC-Security-Research/tree/master/presentations/2018_02_OffensiveCon)

Secrets are bad!

[AnC](https://www.vusec.net/projects/anc/) attack (a side-channel attack) could successfully leak where shadow stacks are mapped.

SHADOW STACK (SS)

SS delivers return address protection to defend against return-oriented programming (ROP) attack methods.

- For every regular stack CET adds a shadow stack region, which is indexed via a new register %ssp.
- Regular memory stores (executed from any ring) are not allowed in shadow stack region

When enabled,

- Each time a call instruction gets executed, in addition to the return address being pushed onto the regular stack, a copy of it is also pushed (automatically) onto the shadow stack.
- Each time a ret instruction gets executed, the return addresses pointed by %rsp and %ssp are (automatically) popped from the two stacks, and their values are compared together.

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) CET: Indirect Branch Tracking (IBT)

CET introduces a new (4-byte) instruction, i.e., endbr, which becomes the **only** allowed target of indirect call/jmp instructions.

In other words, forward-edge transfers via (indirect) call or jmp instructions are pinned to code locations that are "marked" with an endbr; else, an exception (#CP) is raised.


```
1 void main() {
2 int (*f) {};
3 \qquad \qquad \mathbf{f} = \mathbf{f}oo;
4 f();
5 }
6
7 int foo() {
8 return 0;
9 }
```

```
1 \sqrt{\frac{1}{2}} :
 2 movq $0x4004fb, -8(%rbp)
 3 mov -8(%rbp), %rdx
 4 call *%rdx
 5 \Box6 retq
 7
 8 \timesfoo>:
 9 endbr64
10 \Box11 \text{mov} rax, 0
12 \begin{array}{|c|} \hline \end{array}13 retq
```


[Intel Control-flow Enforcement Technology \(CET\)](#page-8-0)

[Arm Pointer Authentication \(PA\)](#page-19-0)

- [Intel Memory Protection Extensions \(MPX\)](#page-29-0)
- [Arm Memory Tagging Extension \(MTE\)](#page-43-0)
- [Capability Hardware Enhanced RISC Instructions \(CHERI\)](#page-54-0)
- [Authenticated boot and Root-of-Trust \(RoT\)](#page-62-0)

- i.e., the value of the pointer remains unchanged, not the memory content referred to by this pointer.

- i.e., the value of the pointer remains unchanged, not the memory content referred to by this pointer.
- Perfect [code pointer integrity](https://www.usenix.org/system/files/conference/osdi14/osdi14-paper-kuznetsov.pdf) implies control-flow integrity (CFI).

- i.e., the value of the pointer remains unchanged, not the memory content referred to by this pointer.
- Perfect [code pointer integrity](https://www.usenix.org/system/files/conference/osdi14/osdi14-paper-kuznetsov.pdf) implies control-flow integrity (CFI).

- Data pointer integrity is also important (e.g., against data-only attacks and data-oriented programming) and can be (partially) achieved via Pointer Authentication.

Available since Armv8.3-A instruction set architecture (ISA) when the processor executes in 64-bit Arm state (AArch64)

PA consists of a set of instructions for creating and authenticating pointer authentication codes (PACs).

- Each PAC is derived from
	- A pointer value
	- A 64-bit context value (modifier)
	- A 128-bit secret key

- Each PAC is derived from
	- A pointer value
		- * an N-bit memory address
	- A 64-bit context value (modifier)
		- * doesn't need to secret, as long as it provides enough entropy
	- A 128-bit secret key
		- * held in system registers, set by the kernel per each process,
		- * can be used, but cannot be read/written by userspace

- Each PAC is derived from
	- A pointer value
		- * an N-bit memory address
	- A 64-bit context value (modifier)
		- * doesn't need to secret, as long as it provides enough entropy
	- A 128-bit secret key
		- * held in system registers, set by the kernel per each process,
		- * can be used, but cannot be read/written by userspace
- PAC essentially a key-ed message authentication code (MAC) where the MAC algorithm can be implementation defined
	- by default, it is [QARMA](https://eprint.iacr.org/2016/444.pdf)
- Instructions hide the algorithm details (sign $+$ authenticate)

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) Example: PA-based return address signing

Deployed as -msign-return-address in GCC and LLVM/Clang

- [Intel Control-flow Enforcement Technology \(CET\)](#page-8-0)
- [Arm Pointer Authentication \(PA\)](#page-19-0)
- [Intel Memory Protection Extensions \(MPX\)](#page-29-0)
- [Arm Memory Tagging Extension \(MTE\)](#page-43-0)
- [Capability Hardware Enhanced RISC Instructions \(CHERI\)](#page-54-0)
- [Authenticated boot and Root-of-Trust \(RoT\)](#page-62-0)

Intel MPX (Memory Protection Extensions) was a set of extensions to the x86 instruction set architecture to perform bounds checking.

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) Brief history

Intel MPX (Memory Protection Extensions) was a set of extensions to the x86 instruction set architecture to perform bounds checking.

- ^{2013-07</sub> Intel introduces MPX in its ISA manual}
- 2015-02: Linux kernel adds support to MPX in its 3.19 release
- 2015-04: GCC adds support to MPX in its 5.0 release
- 2015-08: MPX becomes available in Skylake microarchitecture
- 2018-06: An important paper [Intel MPX Explained: A Cross-layer](https://intel-mpx.github.io/code/submission.pdf) [Analysis of the Intel MPX System Stack](https://intel-mpx.github.io/code/submission.pdf) was published.
- 2019-??: Intel removes MPX from its ISA manual
- 2019-05: GCC drops support for MPX in its 9.1 release
- 2020-03: Linux kernel drops support for MPX in its 5.6 release

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) How does MPX work? 1 struct obj { char buf[100]; int len } 2 obj* a[10]; total = 0; 3 for (i=0; i<M; i++) { total += a[i]->len; } 1 for $(i=0; i < M; i++)$: 2 $ai = a + i$ // Pointer arithmetic on a 3 objptr = load ai $\frac{1}{2}$ Pointer to obj at a[i] 4 lenptr = $obiptr + 100$ // Pointer to $obj.length$ 5 len = load lenptr 6 total $+=$ len $//$ Total length of all objs

24 / 43

```
Intro CET PA MPX MTE CHERI RoT
How does MPX work?
    1 struct obj { char buf[100]; int len }
   2 obj* a[10]; total = 0;
   3 for (i=0; i<M; i++) { total += a[i]->len; }
     for (i=0; i<M; i++):
   2 ai = a + i // Pointer arithmetic on a
   3 objptr = load ai \frac{1}{2} Pointer to obj at alil
   4 lenptr = obiptr + 100 // Pointer to obj.length5 len = load lenptr
   6 total += len // Total length of all objs
    1 a b = bndmk a, a+792 for (i=0; i < M; i++):
   3 ai = a + i4 bndcl a_b, ai // Lower-bound check of a[i]
    5 bndcu a b. ai+7 \frac{1}{2} Upper-bound check of a[i]
   6 objptr = load ai
   7 objptr b = bndldx ai // Bounds for pointer at a[i]
   8 lenptr = objptr + 1009 bndcl objptr_b, lenptr // Lower-bound check of obj.len
   10 bndcu objptr b. lenptr+3 // Upper-bound check of obj.len
   11 len = load lenptr
   12 total += len
```


At any point of time during the program execution, for any object in memory, we know its (object_id, size [int], alive [bool])

At the same time, for each memory access, we know:

- Memory read: (object_id, offset [int], length [int])
- Memory write: (object_id, offset [int], length [int], _)

It is a violation of spatial safety if:

• offset + length $>=$ size or

 \bullet offset $\lt \, \mathsf{0}$

• At the hardware level,

- **At the kernel level:**
- At the compiler level,

• At the application level,

- At the hardware level,
	- new instructions
	- a set of 128-bit registers (why 128-bit?)
	- the #BR exception thrown by these new instructions
- At the kernel level:

• At the compiler level,

• At the application level,

- At the hardware level,
	- new instructions
	- a set of 128-bit registers (why 128-bit?)
	- the #BR exception thrown by these new instructions
- At the kernel level: a new #BR exception handler for
	- allocating storage for bounds on-demand, and
	- sending a signal to the program upon bound violation.
- At the compiler level,

• At the application level,

- At the hardware level,
	- new instructions
	- a set of 128-bit registers (why 128-bit?)
	- the #BR exception thrown by these new instructions
- At the kernel level: a new #BR exception handler for
	- allocating storage for bounds on-demand, and
	- sending a signal to the program upon bound violation.
- At the compiler level,
	- new MPX transformation passes
	- new runtime libraries for initialization/finalization routines, debug information, and bridges to other non-MPX-protected libraries.
- At the application level,

- At the hardware level,
	- new instructions
	- a set of 128-bit registers (why 128-bit?)
	- the #BR exception thrown by these new instructions
- At the kernel level: a new #BR exception handler for
	- allocating storage for bounds on-demand, and
	- sending a signal to the program upon bound violation.
- At the compiler level,
	- new MPX transformation passes
	- new runtime libraries for initialization/finalization routines, debug information, and bridges to other non-MPX-protected libraries.
- At the application level,
	- manual change of troublesome C coding patterns
	- multithreading issues
	- interaction with other ISA extensions (e.g., TSX and SGX).

* except intra-object overwrites & overreads through the first field of struct, level 5 removes this limitation (only relevant for GCC version)

Evaluation results available on [this website](https://intel-mpx.github.io/overview/)

- New MPX instructions are not as fast as expected
	- The average overhead of 20-50% is not significantly better than ASan
- The supporting infrastructure is not mature enough
	- MPX transformation in compilers might be buggy
	- Other libraries needs to have MPX-enabled
- MPX provides no temporal protection
	- ASan has partial support
- MPX does not support multithreading transparently
	- Both false positives and false negatives if the application does not conform to C11 memory model or if the compiler does not update bounds in atomic primitives
- MPX is not compatible with some C idioms
	- e.g., using a struct field (usually the first field of struct) to access other fields of the struct
	- custom memory management, e.g., arbitrary type casts and in-pointer bit twiddling

- [Intel Control-flow Enforcement Technology \(CET\)](#page-8-0)
- [Arm Pointer Authentication \(PA\)](#page-19-0)
- [Intel Memory Protection Extensions \(MPX\)](#page-29-0)
- [Arm Memory Tagging Extension \(MTE\)](#page-43-0)
- [Capability Hardware Enhanced RISC Instructions \(CHERI\)](#page-54-0)
- [Authenticated boot and Root-of-Trust \(RoT\)](#page-62-0)

Introduced into the Armv8.5-A instruction set architecture (ISA) as Memory Tagging Extension (MTE) in 2018.

- 64-bit architecture only (AArch64)
- As a hardware accelerator for detecting memory errors

Introduced into the Armv8.5-A instruction set architecture (ISA) as Memory Tagging Extension (MTE) in 2018.

- 64-bit architecture only (AArch64)
- As a hardware accelerator for detecting memory errors

MTE implements a "lock-and-key" scheme for memory access:

- Two types of tags:
	- Every aligned 16 bytes of memory have a 4-bit tag stored separately, i.e., not addressable (the "lock")
	- Every pointer has a 4-bit tag stored in the top byte (the "key")
- LD/ST instructions check both tags, raise exception on mismatch
- New instructions are introduced to manipulate the tags

Source: article [Delivering enhanced security through Memory Tagging Extension](https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/enhanced-security-through-mte) 31/43

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) Detecting heap overflow

char *
$$
p
$$
 = new char[20]; // 0xa007fffffff1240
\n^{32:17} 16:1 0:15 16:31 32:47 48:64

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) Detecting heap overflow

 \sim

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) Adoption in practice

• LLVM [MemTagSanitizer](https://llvm.org/docs/MemTagSanitizer.html) detects a similar class of errors as [AddressSanitizer](https://clang.llvm.org/docs/AddressSanitizer.html) or [HardwareAssistedAddressSanitizer,](https://clang.llvm.org/docs/HardwareAssistedAddressSanitizerDesign.html) but with much lower overhead.

Source of numbers: [LLVM whitepaper on memory tagging](https://arxiv.org/pdf/1802.09517.pdf)

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) Adoption in practice

• LLVM [MemTagSanitizer](https://llvm.org/docs/MemTagSanitizer.html) detects a similar class of errors as [AddressSanitizer](https://clang.llvm.org/docs/AddressSanitizer.html) or [HardwareAssistedAddressSanitizer,](https://clang.llvm.org/docs/HardwareAssistedAddressSanitizerDesign.html) but with much lower overhead.

Source of numbers: [LLVM whitepaper on memory tagging](https://arxiv.org/pdf/1802.09517.pdf)

• In Android 12, the kernel and userspace heap memory allocator can augment each allocation with metadata, based on [this article.](https://source.android.com/docs/security/test/memory-safety/arm-mte)

- [Intel Control-flow Enforcement Technology \(CET\)](#page-8-0)
- [Arm Pointer Authentication \(PA\)](#page-19-0)
- [Intel Memory Protection Extensions \(MPX\)](#page-29-0)
- [Arm Memory Tagging Extension \(MTE\)](#page-43-0)

[Capability Hardware Enhanced RISC Instructions \(CHERI\)](#page-54-0)

[Authenticated boot and Root-of-Trust \(RoT\)](#page-62-0)

A pointer is not only an N-bit value representing a memory address, rather, it is a capability granting certain permissions to access a restrictive range in the memory address space.

A "pointer", or rather, a memory capability, in the view of the CHERI [Morello](https://developer.arm.com/documentation/ddi0606/latest) architecture (source of image: [Pawel Zalewski's blog post\)](https://www.thegoodpenguin.co.uk/blog/introducing-arm-morello-cheri-architecture/).


```
#include <stdio.h>
int x=1;int secret_{key} = 4091;int \text{ main}()int *p = \&x;p = p+1;int y = \sqrt{p};
  printf("d|n", y);ł
```


```
\#include \leqstdio.h>
int x=1;int secret_{key} = 4091;int \text{ main}()int *p = &x;p = p+1;int y = \sqrt{np};
  printf("d|n", y);ł
```
Q: What will happen?

Q: What will happen?

Q: What will happen?

Completely re-vamped software stack:

- Compilers: custom-made Clang/LLVM
- Operating systems: hand-tuned FreeBSD, FreeRTOS
- Applications: *ported* WebKit, OpenSSH, and PostgreSQL

[Introduction](#page-1-0)

- 2 [Intel Control-flow Enforcement Technology \(CET\)](#page-8-0)
- 3 [Arm Pointer Authentication \(PA\)](#page-19-0)
- 4 [Intel Memory Protection Extensions \(MPX\)](#page-29-0)
- 5 [Arm Memory Tagging Extension \(MTE\)](#page-43-0)
- 6 [Capability Hardware Enhanced RISC Instructions \(CHERI\)](#page-54-0)
- 7 [Authenticated boot and Root-of-Trust \(RoT\)](#page-62-0)

Goal: ensures only trusted and authenticated software (e.g., firmware, kernel, application) runs on a computing system.

Goal: ensures only trusted and authenticated software (e.g., firmware, kernel, application) runs on a computing system.

An abstract view of the authenticated boot process

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) Requirements for the root-of-trust (RoT) component

- Boot process is guaranteed to start from the RoT component
- The cryptographic key is non-readable, non-writable at any privilege level
	- The only way to use the key is to verify the signature via special hardware instructions.
- The RoT component, upon booting, must first measure the code content of the first stage bootloader and validate the measurement with the signature.

[Intro](#page-1-0) [CET](#page-8-0) [PA](#page-19-0) [MPX](#page-29-0) [MTE](#page-43-0) [CHERI](#page-54-0) [RoT](#page-62-0) Requirements for the root-of-trust (RoT) component

- Boot process is guaranteed to start from the RoT component
- The cryptographic key is non-readable, non-writable at any privilege level
	- The only way to use the key is to verify the signature via special hardware instructions.
- The RoT component, upon booting, must first measure the code content of the first stage bootloader and validate the measurement with the signature.

Usually, the RoT component is encapsulated in a hardware module named Hardware Security Module (HSM).

⟨ End ⟩