CS 745 / ECE 725 Computer Aided Verification

Lecture 5: SMV

Jo Atlee

DC 2337, jmatlee@uwaterloo.ca

Office Hours: Mon 1:00-2:00, Wed 1:00-2:00

http://www.student.cs.uwaterloo.ca/~cs745

Copyright © Nancy Day, 2001–2006; Permission is granted to copy without modification. - p.1/43

Classification of Properties

Safety:

Description: Something bad does not happen, or something good happens within finite amount of time.

Sample prop: It's never the case that the elevator door is open while the elevator is moving.

Counterexample: Finite sequence, ending when the bad thing happens.

Liveness:

Description: Something good happens in the future.Sample prop: The elevator eventually visits every floor.Counterexample: Infinite sequence in which the good thing never happens.

Every property is either pure safety, pure liveness, or safety followed by liveness.

 $Copyright \ \textcircled{c} Nancy \ Day, \ 2001-2006; \ Permission \ is \ granted \ to \ copy \ without \ modification. -p.3/43$

Today's Agenda

- Types of Properties
- SMV
- SMV modules
- Concurrency and fairness

Copyright © Nancy Day, 2001-2006; Permission is granted to copy without modification. - p.2/43

Classification of Properties

Non-technical classification

Application-independent: a property that can be stated generally, and is applicable to multiple models. e.g., freedom from deadlock.

Application-dependent: a property that is only relevant to a particular model. e.g., when I turn the door knob, the door opens.

Copyright ©Nancy Day, 2001–2006; Permission is granted to copy without modification. - p.4/43

Symbolic Model Verifier (SMV)

SMV is a program that checks $\mathcal{M} \models \phi$ for a ϕ that is a property in the temporal logics LTL or CTL.

- Developed to verify synchronous circuits
- Extended to verify asychronous circuits
- Successfully used to verify models of reactive systems

Next we are going to talk about modelling systems using SMV. The SMV symbolic model checking algorithm will be described next week.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.5/43

Reactive Systems

- System interacts with its environment, monitoring and responding to environmental inputs
- Computation may not terminate
- System behaviour changes over time, in reaction to history of inputs
- Complexity is due to concurrency and interactions among components
- Examples: operating systems, embedded systems, process-control systems, financial trading systems, automated banking machines, etc.

Getting and installing SMV

Cadence SMV is installed on mudge.uwaterloo.ca

You can download your own copy for your personal computer (Windows, Mac, Linux) from:

http://www.kenmcmil.com/smv.html

You have to fill in a registration form.

You edit your model description as a text file and load it into SMV. There are two programs: smv and vw. Program vw provides a more user-friendly interface.

Look in smv/doc/smv for a tutorial, and SMV examples. (Look in /watform/pkg/smv/doc/smv on mudge.)

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.6/43

Compared to Transformational Programs

- Program computes a function from inputs to outputs
- Complexity is in data transformations
- Examples: compilers, filters, payroll systems, scientific computations

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.7/43

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.8/43

SMV Modelling

- An SMV model describes control and interaction. There are no complex data structures, not much data manipulation.
- SMV Language: Communicating Finite State Machines
 - FSMs with local variables.
 - can react to each others' output events
- System may consist of several concurrent modules
- Modules consist of several simple parallel assignments
- Model may also specify constraints on environment's behaviour

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.9/43

Example Specification (echo1.smv)

```
MODULE main ()
{
    signal : boolean;
    echo : boolean;

    init(echo) := 0;
    next(echo) := signal;

    mypropname: assert G (signal <-> X (echo));
}
```

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. – p.11/43

SMV Model

A system is described as a set of modules. Each module is a reactive system interacting with other modules and the system's environment.

In each module, there are variable declarations, assignments to variables, and properties that we want to check.

The main module is like a main program. The simplest SMV model consists of only the main module, and no sub-modules.

Modules can be parameterized and the main module can create instances of modules.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.10/43

Example Specification (echo1.smv)

Example Traces:

signal: 01001000100001... echo: 001001000100001...

signal: 11001100110011... echo: 011001100110011...

To model check this model

- At the shell prompt, type "vw echo1.smv &"
- SMV will report parsing errors right away
- Menu option to verify properties

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. – p.12/43

Example Specification (echo2.smv)

```
MODULE main ()
{
    signal : boolean;
    echo : boolean;

    init(echo) := 0;
    next(echo) := signal & 1;

    mypropname: assert G (signal <-> X (echo));
}
See echo2.smy
```

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.13/43

SMV Model

An SMV model consists of a set of modules, with one main module.

In each module there are:

- variables declarations
- variable initializations
- assignments
- properties that we want to check

Example Specification (echo3.smv)

```
MODULE main ()
{
    signal : boolean;
    echo : boolean;

    init(echo) := 0;
    next(echo) := signal & 0;

    mypropname: assert G (signal <-> X (echo));
}
See echo3.smv
```

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.14/43

Variables

Variables can be boolean, enumerated types, integer subranges, user-defined modules, or an array of any of these:

```
var1 : {on, off};
var2 : array 2..5 of {on, off};
var3 : array 1..10 of array 2..5 of boolean;
var4 : Inverter(1);
var5 : array on..off of boolean; -- error
var6 : {enabled, active, off}; -- error
var7 : 0..6;
```

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.15/43

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.16/43

Variables

- Enumerated values must be distinct, from each other and from integer values
- Boolean values are 0 and 1
- Boolean operations are: ~ (not), & (and), | (or), ^ (xor),
 -> (implies), <-> (iff)
- Array subscripts must evaluate to integers (preferably constants)
- Comments are delimited by and a newline

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.17/43

Execution Model

- Step-based execution: variables are initialized in "step 0", and are updated in every subsequent step
 - the environment-controlled variables non-deterministically change value
 - the system executes its parallel assignment statements
 - the result is a new system state
- Variable assignments may either take effect in the next system state (sequential/unit delay)

```
system state (sequential/unit delay)
next(x) := y + 3;
or be effective immediately (combinational/derived)
x := y + 3;
```

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.19/43

Execution Model

• System state S is defined by the variables' values

$$v_1:T_1; v_2:T_2; \cdots; v_n:T_n;$$

 $S \in T_1 \times T_2 \times \cdots \times T_n$

 Each variable is either controlled by the system (i.e., the model explicitly assigns values to the variable) or is controlled by the environment (i.e., can be thought of as an input variable).

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.18/43

Assignments

Simple Assignments

```
x := y + 3; - derived

next(y) := z; - unit delay
```

Conditional Assignments: if-then-else returns the value assigned. The condition or guard is a Boolean expression over variables.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. – p.20/43

Example: Thermostat (See therm1.smv)

```
MODULE main()
   temp : {hot, cold, justright}; -- room temperature
   active : boolean;
                               -- is thermostat on?
  heat : boolean;
                               -- is furnace on?
   aircond : boolean;
                               -- is aircond on?
  init(heat) := 0;
   next(heat) := case {
       active & (temp=cold) : 1 ;
       ~active | ~(temp=cold) : 0;
   init(aircond) := 0;
   next(aircond) := case {
       active & (temp=hot) : 1 ;
       ~active | ~(temp=hot) : 0 ;
   };
   prop1: assert G((active & temp=hot) -> aircond);
```

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.21/43

Case Statements

Cases are evaluated in order, and the first case whose guard is true is the case that is applied. In the thermostat example, the guards are mutually exclusive. Let's add a user override:

```
input turnheatoff: boolean;
next(heat) := case {
    active & (temp=cold): 1;
    ~active | ~(temp=cold): 0;
    turnheatoff: 0;
};
prop3: assert G ((active & temp=cold) -> X heat);
prop4: assert G (turnheatoff -> X ~heat);
```

Can we prove prop3 and prop4?

See therm3.smv, therm4.smv, therm5.smv

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. – p.23/43

Example: Thermostat

Better properties:

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.22/43

Non-Determinism

Non-determinism: more than one outcome possible.

Ways to have non-determinism in SMV models:

- Inputs: Model does not assign a value to a variable.
- Nondeterministic assignments:

```
x := \{1, 2, 3, 4\};
```

Undefined assignments:

A variable that is assigned an illegal value or whose assignment operation is not total may take on any value in its type. See examples next page.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.24/43

Undefined Assignments

• Example: A variable that is assigned a value outside the range of its declared type:

```
on : boolean;
on := 4;
```

• Example: If a conditional assignment is not total (i.e., there exists a condition not covered by any clause):

```
y := c1 ? x;
        z := case {
        c1 : x1;
        c2 : x2;
        c3 : x3;
};
```

where $c1 \lor c2 \lor c3$ isn't a tautology.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.25/43

Common Errors

SMV must be able to compute the set of possible next states

Single Assignment Rule

Can only have one assignment statement for each variable

The following is invalid

```
next(x) := y;

next(x) := z;
```

- Can assign value to:
 - x, or
 - next(x) and init(x),

but not both.

Environmental Assumptions

- Some counterexamples exhibit undesirable system behaviour in response to invalid environmental input. These are called infeasible paths.
- Sometimes we need to constrain how environmental variables change value, in order to model a realistic environment.

```
next(temp) := case {
  temp=hot : {justright, hot};
  temp=justright : {cold, justright, hot};
  temp=cold : {cold, justright}
};
```

The verification is valid as long as environmental assumptions are true.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.26/43

Common Errors

Circular Dependency Rule

Cannot have a set of variables all of whose current values depend on the current values of other variables in the set. That is, cannot have a cycle of dependencies among variables:

```
x := y;
y := z;
z := x;
```

SMV should give you a syntax error for all of these mistakes.

SMV Models and Kripke Structures

An SMV model represents a Kripke structure.

```
MODULE main()
{
    request: boolean;
    status: {ready, busy};

    init(status) := ready;
    next(status) := case {
        request : busy;
        default: {ready, busy};
    };
}
```

From: Huth and Ryan [HR00], p. 182–183.

Copyright © Nancy Day, 2001–2006; Permission is granted to copy without modification. - p.29/43

SMV Modules

The input variables of the main module are the environmental variables.

All module variables are visible to other modules and to the environment.

However, for modularity, a module should not refer directly to another module's private variables!

SMV Modules

So far, we've been using only the "main" module.

A module bundles together definitions (variable declarations and assignments). The modules can be used to instantiate one or more processes (runtime instances of the module).

Modules have three kinds of variables: input, output, private.

Input and output variables are labelled as such (keywords: INPUT and OUTPUT) and are included in the list of formal parameters of the module. These variables are passed by reference.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.30/43

Example Module

```
MODULE invertor(inp,out)
{
    INPUT inp:boolean;
    OUTPUT out:boolean;

    init(out) := 0;
    next(out) := !inp;
}
```

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.31/43

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.32/43

Modules with Types

"A module with only [variable] declarations and no parameters or assignments acts like a structured data type." [McM01]

```
MODULE point(start)
{
    x,y: start..6;
}

MODULE main()
{
    mypt: point(1);
    j: 0..6;

    next(j) := mypt.x;
}
```

Copyright © Nancy Day, 2001–2006; Permission is granted to copy without modification. - p.33/43

Interleaving in SMV

To have modules interleave their executions, use the SMV keyword process.

In the counterexamples, a new variable running appears for each module and for the overall system.

When running is 1 for a module, it means that module is running.

When running is 1 for the system, it means no module is running. (This is always an option for interleaving.)

Only one running variable can be true at a time.


Concurrency

SMV supports two modes of concurrency:

- Maximum Parallelism (synchronous): All modules execute simultaneously (i.e., all modules' parallel assignments are applied together in every step of the system's execution). This is the default in SMV.
- Interleaving Parallelism (asynchronous): Module
 executions are interleaved. Each module performs all of
 its atomic assignments in isolation. Multiple modules do
 not execute in the same step. In the modules that aren't
 executing in a step, the variables do not change their
 values.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.34/43

Concurrency Example



Normally hardware would run in parallel mode (synchronous), but in this example each gate is in a separate module that we will run in interleaving mode.

Src: McMillan [McM92]

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. – p.35/43

 $Copyright \ \textcircled{o}\ Jo\ Atlee,\ Nancy\ Day,\ 2002;\ Permission\ is\ granted\ to\ copy\ without\ modification.-p.36/43$

Concurrency Example (interleaving1.sml)

```
MODULE main()
{
  gate1: process invertor(gate3.out, gate2.inp);
  gate2: process invertor(gate1.out, gate3.inp);
  gate3: process invertor(gate2.out, gate1.inp);

p1: assert G (F gate1.out);
  p2: assert G (F !gate1.out);
}

MODULE invertor(inp,out)
{
  INPUT inp:boolean;
  OUTPUT out:boolean;
  init(out) := 0;
  next(out) := !inp;
}
```

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.37/43

Types of Fairness Properties

Impartiality: every process is executed infinitely often.

Weak Fairness (justice): if a process is continuously enabled, it will execute infinitely often.

Strong Fairness (compassion, fair): if a process is infinitely often enabled, it will execute infinitely often

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.39/43

Fairness

We want to limit the set of paths considered to those that are fair, i.e., those where all processes have a chance to execute. For example, an arbiter shouldn't ignore one of its input requests all the time.

There are multiple kinds of fairness constraints. (Here, we are speaking more generally than just SMV.)

We can talk about fairness constraints in terms of processes: which processes are enabled and which execute.

execute means that the process takes a step. (In SMV, this means the process's running variable is true.)

enabled means that the process is able to do something (This concept has no good match in SMV; it's intended more for event-based languages where an event triggers some behaviour.)

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.38/43

Fairness and LTL

These fairness constraints can be expressed in LTL. Let en be true when a process is enabled, and let ex be true when a process executes.

Impartiality: **GF** ex

Infinitely often, a path must contain a state that satisfies ex.

Weak fairness (justice): **GF** $(en \Rightarrow ex)$

Infinitely often, a path must contain a state that satisfies $en \Rightarrow oc.$

Strong fairness (compassion, fair): (GF en) \Rightarrow (GF ex) If the path satisfies en infinitely often then it must also satisfy ex infinitely often.

These can be used as antecedents of the property that we want to check.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. – p.40/43

Fairness Example (Impartiality)

See interleaving2.sml

 $Copyright \ \textcircled{O}\ Jo\ Atlee,\ Nancy\ Day,\ 2002;\ Permission\ is\ granted\ to\ copy\ without\ modification.-p.41/43$

Today's Agenda

- Types of Properties
- SMV
- SMV modules
- Concurrency and fairness

Fairness and CTL

Fairness constraints can't be expressed in CTL, and therefore they have to be added separately.

This was true in the old SMV, which model checked only CTL, but the old SMV included a way to add the impartiality and justice constraints.

Copyright © Jo Atlee, Nancy Day, 2002; Permission is granted to copy without modification. - p.42/43

popyright (5)00 raice, reality bay, 2002, i emission is granted to copy without modification.

References

R001 Michae

HR00] Michael R. A. Huth a Computer Science. (Cambridge, 2000. D 2000.

[McM01] K. L. McMillan. The smv language, 2001. On-line

language reference manual.