

AUTOMATED DESIGN OF DIGITAL SYSTEMS
A BIBLIOGRAPHY

by

W.M. vanCleemput

Research Report CS-74-08

Department of Applied Analysis and
Computer Science

University of Waterloo
Waterloo, Ontario, Canada

May, 1974

copyright © 1973, © 1974 by W.M. vanCleemput

All rights reserved. No part of this publication may be reproduced
without the prior permission of the author.

AUTOMATED DESIGN OF DIGITAL SYSTEMS - A BIBLIOGRAPHY

=====
This bibliography on automated design of digital systems consists of 3 major sections:

1. An extensive subject index, pointing to the list of references. These references are classified in one or more of the following classes:
 - 1 General References on Design Automation
 - 2 The Design Automation Environment
 - 3 Aids for Design Automation System Builders
 - 4 Automated Logic Design
 - 5 Simulation of Digital Systems
 - 6 Fault Diagnosis
 - 7 Partitioning and Assignment
 - 8 Placement
 - 9 Routing of Interconnections
 - 10 Design of Printed Circuits
 - 11 Design of Integrated Circuits
 - 12 Computer-Aided Circuit Analysis
 - 13 Automated Documentation
 - 14 Computer-Aided Manufacturing (CAM) of Digital Systems
2. An author index, listing all authors, whether they appear as the first author or not.
3. A list of 1565 references complete with author(s), title and source.

The material for this bibliography has been collected by the author for the last 4 years. An attempt has been made to produce a complete bibliography in the main field of design automation of digital systems (automated logic design, fault diagnosis, fault test generation, logic simulation, partitioning, placement and routing). A number of references is included on the general aspects of design automation and on tools for design automation system builders (computer graphics, graph theory, optimization, data bases...). Also some references are included on programs for computer-aided circuit analysis and on computer-aided manufacturing of digital systems. In these fields, the bibliography is not intended to be complete but contains a number of citations that are representative of the field.

Since a bibliography has to be up-to-date in order to be useful, updates will be issued on a regular basis (semi-annually).

I want to thank my wife Magda for her patience in typing all the citations with the greatest possible accuracy.

A Note to the Users of this Bibliography

In any bibliography of this extent, a number of errors and omissions is almost certain to occur, although a serious attempt has been made to avoid them. Any corrections, additions or suggestions for improvement will be appreciated very much and can be sent to:

W.M. VanCleemput
Dept of Applied Analysis and Computer Science
University of Waterloo
Waterloo, Ontario, Canada
N2L 3G1

October 1973

AUTOMATED DESIGN OF DIGITAL SYSTEMS - A BIBLIOGRAPHY
=====

- 1 GENERAL REFERENCES ON DESIGN AUTOMATION AND RELATED TOPICS
- 2 THE DESIGN AUTOMATION ENVIRONMENT
- 3 AIDS FOR DESIGN AUTOMATION SYSTEM BUILDERS
- 4 AUTOMATED LOGIC DESIGN
- 5 SIMULATION OF DIGITAL SYSTEMS
- 6 FAULT DIAGNOSIS
- 7 PARTITIONING AND ASSIGNMENT
- 8 PLACEMENT
- 9 ROUTING OF INTERCONNECTIONS
- 10 DESIGN OF PRINTED CIRCUITS
- 11 DESIGN OF INTEGRATED CIRCUITS
- 12 COMPUTER-AIDED CIRCUIT ANALYSIS
- 13 AUTOMATED DOCUMENTATION
- 14 COMPUTER-AIDED MANUFACTURING (CAM) OF DIGITAL SYSTEMS

3.2 SOFTWARE

3.2.1 COMPUTER GRAPHICS

HOCK: 422, 1049, 1089, 1090, 1145, 1304, 1335
SURVIFY: 1144, 1526
BIBLIOGRAPHIES: 1123, 1526
THESIS: 1430
GENERAL: 9, 32, 80, 119, 262, 312, 350, 516, 1067, 1079, 1199, 1337, 1378, 1558, 1559
FOR DRAFTING: 70, 226, 227, 313, 389, 949, 1499
FOR CIRCUIT ANALYSIS: 116, 163, 164, 655, 834, 838, 839, 936, 945, 1501
FOR IC MASK GENERATION: 44, 700, 1489
INTERACTIVE GRAPHICS SYSTEMS FOR CAD
APPLICON: 679, 1194, 1195, 1196, 1197
GOLD: 483, 484, 485
GRAPHIC-1: 1055
GRAPPLE: 394
RAINBOW: 262
SKETCHPAD: 1406
PIXIE: 1532
OTHER: 566, 827

3.2.2 FILE SYSTEMS AND DATA BASES

GENERAL: 601, 883, 1064, 1192
FOR CAL: 33, 109, 110, 200, 213, 311, 408, 508, 624, 709, 726, 781, 860, 916, 933, 951, 952, 953, 1033, 1112, 1113, 1138, 1155, 1309, 1310, 1432, 1455, 1491, 1528

3.2.3 PROGRAMMING LANGUAGES, DATA STRUCTURES, COMPILERS...

MACROPROCESSORS: 49, 50
DATA STRUCTURES: 350, 418, 421, 484, 516, 571, 699, 1526
PROGRAMMING LANGUAGES: 119, 350, 953, 954
APL: 78, 80, 126, 718
AEL: 418, 1217, 1218
LOGALGOL: 919
PERT: 778
PLAN: 1027

3.3 SWITCHING AND AUTOMATA THEORY

HCCLEAN DIFFERENCE: 14, 1180, 1435, 1439
MISC: 667, 1028

4 AUTOMATED LOGIC DESIGN

4.0 GENERAL: 43, 75, 183, 346, 518, 557, 778, 1179, 1183, 1184, 1185, 1187, 1320, 1325, 1500

4.1 SURVEYS, BOOKS, BIBLIOGRAPHIES

4.1.1 SURVEYS: 53, 68, 192, 496, 1041
4.1.2 BIBLIOGRAPHIES: 117, 178, 190, 191
4.1.3 BOOKS: 274, 276, 704, 1108, 1560
4.1.4 THESES: 63, 100, 101, 130, 175, 204, 261, 314, 336, 356, 366, 446, 474, 515, 554, 589, 643, 724, 788, 818, 902, 903, 910, 961, 1074, 1126, 1149, 1182, 1204, 1262, 1289, 1284, 1333, 1348, 1394, 1484, 1494, 1498

4.2 LOGIC DESIGN ALGORITHMS

4.2.1 GENERAL: 15, 25, 179, 367, 368, 404, 420, 910, 911, 961, 962, 1355, 1386, 1404
4.2.2 ASYNCHRONOUS CIRCUITS: 39, 393, 1348, 1349, 1350
4.2.3 SEQUENTIAL CIRCUITS: 128, 578, 944, 1328, 1377, 1447
4.2.4 COMBINATIONAL CIRCUITS: 72, 154, 175, 185, 260, 261, 285, 339, 340, 688, 724, 753, 754, 783, 821, 1020, 1035, 1038, 1098, 1204, 1288, 1291, 1353, 1384, 1396, 1397
4.2.5 NAND CIRCUITS: 365, 365, 383, 1050, 1387, 1388, 1392, 1395

4.2.6 NOR CIRCUITS: 366, 1524

4.3 DIGITAL DESIGN LANGUAGES

APL: 423, 424, 425, 718
AMPL: 104, 515
ALEX: 488, 494, 495, 496, 497, 498, 1220, 1221
CASSANDRE: 30, 31, 129, 338, 356, 612, 613, 614, 963, 928, 1006, 1009, 1010
DCDS: 1126, 1127, 1128
DUL: 366, 387, 388, 389, 1262
DLSIM: 40
CDL: 68, 271, 272, 273, 274, 275, 276, 991, 992, 1011, 1012, 1081
CDLI: 1363, 1364, 1365, 1366, 1367
HARCOL: 525, 526
IDDAP: 314, 315
ISP: 67, 68, 97, 98
LOGALGOL: 919
LOTIS: 1287
MODEL: 1101
KDDL: 1474
PMS: 96, 97, 98
PMSL: 787, 788, 789
SCDAS: 1087, 1088
WHS: 620

OTHER: 49, 63, 64, 65, 66, 115, 208, 214, 215, 335, 336, 381, 446, 474, 475, 517, 553, 554, 555, 625, 688, 1013, 1014, 1015, 1065, 1074, 1086, 1147, 1149, 1182, 1293, 1294, 1295, 1368, 1383, 1384, 1484, 1518, 1520

4.4 LOGIC DESIGN SYSTEMS

ALI: 57
CADSD: 473
CALD: 895
CASD: 318, 320
CFISMASS: 888, 1269
DDAP: 314, 315
OLLS: 27, 680, 691, 692
SPIRAL: 1478
OTHER: 69, 128, 467, 660, 678, 681, 818, 902, 909, 1037, 1271, 1494

4.5 DESIGN FOR FAULT TOLERANCE
S1, 63, 101, 143, 643, 1108, 1133, 1134, 1328, 1564
4.6 DESIGN TO FACILITATE FAULT DIAGNOSIS
S2, 86, 87, 250, 253, 333, 643, 576, 717, 747, 810, 811, 855, 943, 956, 1017, 1076, 1077, 1078, 1130, 1173, 1175, 1176, 1177, 1178, 1190, 1224, 1225, 1226, 1227, 1272, 1273, 1333, 1492
4.7 MICROPROGRAM DESIGN
115, 117, 356, 381, 704, 976, 1061, 1219, 1550
4.8 MISC
REGISTER TRANSFER MODULES: 94, 95
DIGITAL DESIGN SYSTEM: 95
DIGITAL SYSTEM DESCRIPTION: 96, 1093
MACROMODULES: 331
INSTRUCTION SET DESIGN: 598, 599
LOGIC DESIGN VERIFICATION: 1158, 1228

5 SIMULATION OF DIGITAL SYSTEMS

5.0 GENERAL

J4, 71, 102, 103, 158, 248, 298, 510, 625, 628, 741, 748, 749, 750, 751, 884, 985, 1202, 1318, 1368, 1431, 1441, 1490, 1518, 1533, 1550, 1565
5.1 SURVEYS, BOOKS, BIBLIOGRAPHIES
5.1.1 SURVEY: 1279
5.1.2 THESES: 127, 130, 467, 641, 876, 886, 1019, 1148, 1259, 1342, 1425, 1484, 1522
5.1.3 BIBLIOGRAPHIES: 178, 190, 191
5.2 LOGIC SIMULATION
5.2.1 LOGIC SIMULATION TECHNIQUES: 26, 174, 182, 184, 257, 757, 864, 897, 1299, 1458, 1459, 1461, 1462, 1522
5.2.2 LOGIC SIMULATION PROGRAMS: 26, 65, 214, 215, 385, 862, 900, 1065, 1180, 1259

5.2.3 LOGIC SIMULATION SYSTEMS

DDL: 79, 126
DPLSIN: 40
FAIRSIN: 798
HALINCS: 928
LCCS: 573, 1562, 1563
LCCSIN: 960
MS2: 331
OLLS: 27, 690, 691, 692
SOLAS: 1087, 1088
OTHER: 69, 127, 467, 618, 713, 816, 988, 1019, 1149, 1351

5.3 FAULT SIMULATION: SEE 6.4

6 FAULT DIAGNOSIS

6.0 GENERAL

104, 181, 737

6.1 SURVEYS, BOOKS, BIBLIOGRAPHIES

6.1.1 SURVEY: 106, 107, 235, 968, 990
6.1.2 BOOKS: 249, 450, 1305
6.1.3 BIBLIOGRAPHIES: 178, 190, 191, 233, 745, 1266, 1329
6.1.4 THESES: 41, 86, 100, 131, 145, 234, 253, 263, 279, 288, 306, 341, 362, 363, 375, 429, 447, 511, 508, 576, 617, 627, 641, 643, 669, 683, 697, 745, 771, 782, 806, 854, 879, 900, 1090, 1058, 1117, 1233, 1237, 1280, 1318, 1424, 1427

6.2 FAULT DIAGNOSIS (THEORETICAL)

6.2.1 GENERAL: 78, 84, 224, 269, 270, 406, 407, 489, 502, 512, 542, 627, 643, 734, 752, 765, 773, 956, 1043, 1072, 1162, 1164, 1170, 1189, 1190, 1311, 1345, 1346, 1451, 1475, 1515

6.2.2 COMBINATIONAL CIRCUITS: 20, 132, 133, 144, 363, 375,

416, 487, 511, 568, 569, 570, 680, 683, 684, 685, 716, 742, 746, 759, 760, 761, 762, 782, 784, 815, 807, 809, 812, 813, 893, 989, 1076, 1077, 1078, 1116, 1117, 1118, 1151, 1175, 1191, 1237, 1238, 1246, 1247, 1281, 1282, 1283, 1285, 1316, 1317, 1318, 1343, 1390, 1391, 1402, 1416, 1438, 1445, 1481, 1482, 1483, 1516
6.2.3 SEQUENTIAL CIRCUITS: 41, 42, 131, 145, 146, 157, 180, 225, 337, 362, 428, 429, 430, 431, 576, 617, 644, 725, 771, 772, 776, 805, 824, 825, 879, 900, 943, 950, 971, 983, 1040, 1104, 1119, 1120, 1130, 1169, 1272, 1273, 1337, 1454, 1517

6.2.4 ASYNCHRONOUS CIRCUITS: 695, 696, 1150, 1152, 1153, 1315

6.2.5 PARTITIONING FOR FAULT DIAGNOSIS: 293, 466, 737, 738, 1165, 1312, 1313, 1314, 1315

6.2.6 MULTIPLE FAULTS: 132, 133, 189, 235, 375, 742, 803, 1181, 1231, 1282, 1283, 1284, 1390, 1436, 1437, 1483

- 6-2.7 FAULT EQUIVALENCE: 146, 244, 428, 511, 808, 1223, 1231, 1284
- 6-2.8 INTERMITTENT FAULTS: 60, 188, 193, 745, 746
- 6-2.9 FAULT DIAGNOSIS METHODS
D-ALGORITHM: 142, 900, 1150, 1151, 1152, 1153, 1222, 1231, 1280
- BOOLEAN DIFFERENCE: 265, 266, 267, 634, 693, 694, 695, 696, 716, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 1103, 1180, 1306, 1307, 1308, 1344, 1402, 1435, 1439, 1541, 1542
- PATH SENSITIZING: 36, 266, 322, 503, 689, 824, 825, 1261, 1280, 1416
- ALGEBRAIC METHOD: 197, 198, 279, 280, 281, 282, 283, 284
- GRAPH THEORY METHODS: 156, 230, 252, 253, 254, 680, 711, 712, 743, 981, 982, 983, 1141, 1163, 1166, 1167, 1169
- STATE TABLE ANALYSIS: 131, 232, 549, 644, 772, 775, 808, 811, 1115, 1120
- FAULT MATRIX: 156, 203, 251, 583, 762, 774, 1131
- 6-2.10 FAULT DIAGNOSIS SYSTEM: 77, 135, 678, 947, 1385
- 6-2.11 FAULT DIAGNOSIS PROGRAM: 80, 144, 634, 721, 1312, 1313, 1314
- 6-2.12 IN MEMORIES: 138, 543, 782, 783, 1371, 1412
- 6-2.13 IN ITERATIVE ARRAYS: 855, 1006, 1007
- 6-2.14 IN CELLULAR ARRAYS: 761, 790, 1316, 1317, 1318, 1400, 1442, 1540
- 6-2.15 CIRCUIT LEVEL DIAGNOSIS: 939, 1369
- 6-2.16 DEFLECTION OF WINDING FAULTS: 763
- 6-3 FAULT TEST GENERATION
- 6-3.1 GENERAL: 122, 136, 137, 139, 155, 243, 283, 306, 307, 352, 353, 447, 464, 472, 658, 871, 1025, 1060, 1129, 1139, 1142, 1154, 1174, 1230
- 6-3.2 COMBINATIONAL CIRCUITS: 36, 86, 87, 88, 89, 105, 134, 264, 267, 284, 332, 341, 342, 377, 378, 379, 380, 514, 693, 711, 712, 803, 804, 1132, 1261, 1426, 1427, 1541, 1542, 1543
- 6-3.3 SEQUENTIAL CIRCUITS: 100, 170, 186, 187, 188, 232, 234, 263, 341, 342, 384, 491, 492, 501, 693, 697, 698, 705, 814, 1017, 1039, 1261, 1427, 1523
- 6-3.4 ASYNCHRONOUS CIRCUITS: 265, 669, 670, 671, 695, 696
- 6-3.5 TREE CIRCUITS: 341, 342
- 6-3.6 MULTIPLE FAULTS: 13, 332, 377, 378, 380, 513, 514, 1510
- 6-3.7 FAULT TEST EVALUATION: 245
- 6-3.8 FAULT TESTS FOR IC'S: 705, 738, 985, 1001, 1075, 1424, 1523, 1544, 1545
- 6-3.9 FAULT TEST GENERATION PROGRAMS AND SYSTEMS
ALNA: 198
OTHER: 11, 195, 1034
- 6-4 FAULT SIMULATION
- 6-4.1 GENERAL: 10, 81, 158, 224, 249, 295, 308, 766, 858, 1371, 1417, 1427, 1428, 1460, 1463
- 6-4.2 FAULT SIMULATION PROGRAMS AND SYSTEMS:
SPECIFIC: 511
TECHS: 711, 612, 1233, 1249, 1411, 1413, 1414
TECHS: 1415, 1416, 1422
OTHER: 230, 290, 291, 309, 319, 387, 1034
- 6-4.3 FAULT SIMULATION TECHNIQUES: 37, 38, 187, 240, 247, 658, 957, 1418, 1422, 1462
- 6-4.4 THREE VARIABLE SIMPLIFIERS: 485, 567, 736, 1456, 1487
- 6-4.5 FAULT SIMULATION APPLICATIONS: 603, 604, 1546
- 6-5 LOGIC DESIGN TO FACILITATE FAULT DIAGNOSIS: SEE 4.6
- 6-6 MISC
- DIAGNOSTICS FOR HYBRID COMPUTERS: 73
- MICRODIAGNOSTICS: 79
- FAULT DETECTION: 855, 616, 597
- LOGIC DESIGN VERIFICATION: 401, 1340
- TESTING OF LOGIC CIRCUITS: 67, 824, 75, 1062, 1276, 1324, 1476
- 7 PARTITIONING AND ASSIGNMENT
- 7.1 GENERAL: 315, 337, 433, 543, 664, 705, 856, 857, 858, 859, 1150, 1240, 1254, 1255, 1258, 1298, 1300, 1375, 1551
- 7.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
7.2.1 SURVEY: 796
- 7.2.2 BOOKS: 654, 768, 927
- 7.3 PARTITIONING ALGORITHMS: 160, 258, 374, 441, 442, 521, 522, 523, 524, 545, 785, 871, 874, 925, 926, 927, 928, 1034, 1357, 1362, 1254, 1255, 1330, 1376
- 7.4 PARTITIONING FOR IC DESIGN: 92, 159, 160, 161, 162, 163, 164, 1544, 1522, 1354, 1434
- 7.5 PARTITIONING FOR SIMULATION: 184, 184
- 7.6 PARTITIONING FOR FAULT DIAGNOSIS: 469
- 7.7 MODULE ASSIGNMENT: 491, 492, 556, 579, 847, 847, 1053, 1280, 1291, 1343
- 7.8 PIN ASSIGNMENT: 761, 817, 856, 857, 858, 1032
- 7.9 GATE ASSIGNMENT: 946, 1288
- 7.10 LOGIC MAPPING: 1604, 1062, 1252, 1253, 1254, 1255, 1256, 1357, 1358
- 7.11 LOGIC MAPPING SYSTEM:
ALNA: 1255, 1257, 1258
- 8 PLACEMENT
- 8.1 GENERAL: 7, 176, 177, 371, 519, 528, 581, 594, 701, 710, 755, 1066, 1351
- 8.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
SURVEY: 297, 344, 394, 500, 574
THESES: 1374

8.3 ALGORITHMS

8.3.1 GENERAL: 7, 223, 278, 304, 321, 372, 400, 509, 531,
677, 687, 791, 821, 842, 843, 845, 846, 848,
912, 914, 948, 1063, 1124, 1125, 1171, 1260, 1274,
1321, 1372, 1374, 1444, 1493, 1503, 1505, 1507
8.3.2 FORCE VECTOR PLACEMENT: 318, 382, 454, 455, 456, 457,
458, 562, 563, 564, 592

9 ROUTING OF INTERCONNECTIONS

9.1 GENERAL: 7, 16, 19, 35, 177, 519, 589, 596, 710, 1531, 1551
9.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
SURVEYS: 18, 653, 1045
THESES: 7, 1243, 1374

9.3 ALGORITHMS

9.3.1 GENERAL: 7, 220, 259, 288, 469, 520, 532, 540, 585,
590, 638, 640, 652, 662, 686, 687, 688, 690, 1021,
1029, 1030, 1061, 1063, 1172, 1407, 1506, 1555
9.3.2 LEVY'S ALGORITHM: 17, 877, 889, 942, 1240, 1241, 1242,
1243, 1244, 1539
9.3.3 CHANNEL ROUTING ALGORITHM: 622, 770, 867, 941
9.3.4 TOPOGRAPHIC ROUTING: 454, 455, 456, 457, 458
9.3.5 MAZE RUNNING: 465
9.4 INTERACTIVE ROUTING: 205, 615, 785, 823, 880, 881, 906,
907, 1018, 1096, 1100, 1103
9.9 MISC: 6, 8, 124, 125

10 DESIGN OF PRINTED CIRCUITS

10.1 GENERAL: 28, 147, 209, 210, 221, 240, 348, 476, 486,
504, 505, 527, 534, 550, 623, 787, 1024, 1032, 1095,
1110, 1213, 1327, 1331, 1370, 1373, 1405, 1428, 1433
10.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
BOOKS: 299, 301, 610, 611, 1275, 1488
BIBLIOGRAPHIES: 1071, 1552
THESES: 334, 977, 1212, 1374, 1471
10.3 PARTITIONING FOR PRINTED CIRCUITS: 258, 303, 325, 374,
597, 620, 677, 1181, 1241, 1245
10.4 PLACEMENT: 23, 24, 228, 229, 236, 303, 321, 470, 577,
677, 820, 1212, 1236, 1248, 1305, 1332
10.5 ROUTING OF CONNECTIONS: 23, 24, 124, 125, 202, 220, 228,
229, 236, 303, 321, 469, 577, 636, 977, 1102, 1103,
1212, 1236, 1238, 1248, 1267, 1305, 1330, 1352, 1512,
1513, 1514
10.6 PRINTED CIRCUIT TECHNOLOGY: 210, 299, 301, 419, 610, 611,
815, 866, 1094, 1193, 1200, 1275, 1401
10.7 TOPOLOGICAL LAYOUT METHODS: 7, 20, 23, 24, 47, 54, 76,
334, 351, 500, 605, 621, 792, 793, 794, 795, 891,
1172, 1303, 1472, 1502, 1509, 1511, 1512
10.8 PRINTED CIRCUIT DESIGN VERIFICATION: 59, 82, 433, 434,
993, 1538

10.9 PRINTED CIRCUIT DESIGN SYSTEMS

INTERACTIVE: 45, 120, 207, 443, 423, 880, 841, 906,
907, 924, 934, 1096, 1471
ACCF: 451, 452, 453, 454, 455, 456, 457, 458, 1514
ACCLAIM: 2, 3
AUTOCARE: 470
CAPAKS: 153
CIBUL: 823
DAPSYS: 739
GAPE: 785
LIDO: 1530
PUZZLE: 615, 975, 1519, 1553, 1554, 1556
SHARPCLAW: 1469
SWAP: 1188
UCARES: 727, 728, 729
WICOP: 506
WINNOW: 433, 434
WRAP: 189, 303
OTHER: 35, 228, 229, 231, 242, 296, 307, 419, 470,
477, 535, 587, 619, 687, 706, 941, 999, 1102,
1103, 1106, 1107, 1161, 1395, 1480, 1525, 1528
10.10 WIREABILITY PREDICTION: 460, 585, 656, 1121
10.11 WIRING DESIGN: 59, 445, 493, 506, 574, 652, 706, 707,
744, 767, 1033
10.12 WIRING FAULTS: 763, 801, 802
10.13 CAM OF PC BOARDS: 666, 706, 878
10.99 MISC: 171, 373, 708

11 DESIGN OF INTEGRATED CIRCUITS

11.1 GENERAL: 5, 12, 344, 402, 403, 427, 461, 544, 575, 582,
756, 764, 759, 819, 829, 863, 984, 1016, 1024, 1047,
1059, 1073, 1082, 1109, 1148, 1256, 1292, 1302, 1347,
1356, 1357, 1440, 1452, 1467, 1470, 1489, 1504
11.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
SURVEY: 85, 631, 932, 986
BOOKS: 611, 647, 648
THESES: 93, 218, 329, 334, 462, 822
11.3 PARTITIONING FOR IC'S: 92, 159, 160, 161, 162, 436, 437,
438, 581, 665, 697, 1044, 1354, 1434
11.4 PLACEMENT: 62, 118, 223, 318, 400, 417, 676, 1493
11.5 ROUTING OF CONNECTIONS: 19, 62, 118, 161, 205, 217, 218,
417, 566, 980, 1160
11.6 INTEGRATED CIRCUIT TECHNOLOGY: 172, 217, 218, 223, 539,
607, 601, 611, 719, 868, 869, 973, 978, 994, 1111,
1193, 1499
11.7 TOPOLOGICAL LAYOUT METHODS: 20, 91, 334, 351, 404, 410,
411, 412, 413, 414, 415, 715, 890, 891, 892, 1043,
1265, 1363, 1340, 1341, 1398, 1472, 1547, 1548

11.8 INTEGRATED CIRCUIT DESIGN VERIFICATION: 601, 132J,

1379, 1448, 1521

11.9 INTEGRATED CIRCUIT DESIGN SYSTEMS

CADIC: 545, 1359, 1360, 1361, 1362

CADIS: 61, 935

CADLIC: 1549

CAMP: 630, 1536

CALYPSO: 62

CLIC: 1339

DESMAG: 1264

EUREKA: 463

FEDIS: 61

GLAD: 1070

GRAPOS: 1100

GRIPS: 33

NAME: NS9

MASGEN: 173

XWASK: 471

OTHER: 44, 123, 326, 327, 417, 440, 444, 462, 546,
731, 742, 869, 884, 930, 931, 1068, 1235, 1263, 1358,
1389, 1399, 1410, 1423, 1556, 1561

11.10 IC MASK GENERATION: 93, 173, 196, 294, 297, 300, 317,

364, 435, 478, 480, 481, 482, 489, 558, 559, 560,

561, 632, 647, 668, 700, 720, 730, 999, 1031, 1054,

1091, 1201, 1214, 1296, 1323, 1358, 1380, 1408, 1473,

1476, 1477

11.11 CAM OF IC'S: 654, 600

11.99 MISC

RELIABILITY ANALYSIS: 222

TRANSISTOR DESIGN: 329, 822

12 COMPUTER-AIDED CIRCUIT ANALYSIS

12.1 GENERAL

167, 168, 169, 219, 343, 357, 649

12.2 SURVEYS, BOOKS, BIBLIOGRAPHIES

SURVEY: 833, 837, 908

BOOKS: 152, 216, 647, 648, 836, 1534

BIBLIOGRAPHY: 1002

THESES: 37C

12.3 CACA PROGRAMS

AVAILABILITY: 381, 382, 603, 1146

AEDCAP: 1205, 1206

AEDNET: 418, 750

CIRCAL: 359, 360, 361

ECAP: 702, 703

LISA: 345

SCRIPT: 152, 580

LESS: 580

12.4 CACA SYSTEMS

ELECSYS: 702, 703

GINA: 835, 839, 936

OTHLK: 151, 163, 358

12.9 MISC

GRAPHICS FOR CACA: 116, 164, 655, 834, 848, 839, 938,
945, 1501

13 AUTOMATED DOCUMENTATION

13.1 GENERAL: 309, 310, 316, 743, 808, 1336

13.2 SURVEYS, BOOKS, BIBLIOGRAPHIES

13.3 GENERATION OF LOGIC DIAGRAMS

4, 128, 225, 337, 355, 626, 786, 1203, 1268, 1322,
1495, 1496

13.4 AUTOMATED DRAFTING

21, 56, 70, 83, 164, 200, 206, 225, 313, 849, 874,
1489

13.5 GENERATION OF FLOWCHARTS: 585, 1361

13.6 AUTOMATED DOCUMENTATION SYSTEMS

ADD: 1381

ALERT: 488, 494, 495, 496, 497, 498

DIPS: 777, 1215

GASP: 389

WICOP: 506

WIDAS: 1446

OTHER: 21, 56, 83, 347, 1084, 1268, 1456, 1457

14 COMPUTER-AIDED MANUFACTURING (CAM) OF DIGITAL SYSTEMS

14.1 GENERAL: 256, 324, 468, 851, 1022, 1276, 1324, 1382

14.2 SURVEYS, BOOKS,...

BOOKS: 241

14.3 CAM OF PRINTED CIRCUITS: 666, 706, 878, 1092, 1105

14.4 CAM OF INTEGRATED CIRCUITS: 654, 659

14.5 CAM INFORMATION SYSTEMS AND DATA BASES

PUMP: 213

OTHER: 508, 645, 860, 1033, 1491, 1557

A U T H O R I N D E X
 = = = = =

AAKHUS M.D. 2, 3
 AARONSON D.A. 4
 AARSONS M.W. 5
 ABEL L.C. 6, 7, 8, 20
 ACM-SIGGRAPH 9
 ADSHEAD B.G. 11, 725
 AGOSTINO M.D. 435
 AGRAWAL P. 11
 AGRADAL V.D. 11
 AHRENS M. 12
 AKERS S.B. 13, 14, 15, 16, 17, 18, 19, 20
 ALAINO C. 21
 ALBERTI D.J. 22
 ALIA G. 23, 24
 ALLEN F.D. 25
 ALLEN C.M. 26
 ALLEN D. 1128
 ALLEN E.L. 947
 ALONSO R.L. 27
 ALTMAN G.W. 28
 AMAR V. 29
 ANCEAU F. 30, 31, 613
 ANDERSON J.P. 555
 ANDERSON R.H. 32
 ANDERSON W.M. 1195
 ANNONI S. 33
 ARAMAKI I. 34, 35
 ARIMOTO K. 35
 ARMSTRONG D.R. 36, 37, 38, 39
 ARNDT M.L. 40
 ASHKINAZY A.H. 41, 42
 ASIJA S.P. 43
 ATIYAH J. 44, 45
 AUFENKAMP D.D. 667
 AUSLANDER L. 46, 47, 48
 AUSTIN B.J. 49, 50
 AVIZIENIS A. 51, 52, 53
 AZENA A.P. 1191
 AZEMA P. 1190
 BADER W. 54
 BAECCKER P.M. 55
 BAGLE T.H. 1328
 BAKER B. 56
 BAKER T. 1462, 1463
 BALDUCCI E.G. 57
 BALDWIN G.L. 58
 BALHARRIE D.M. 59
 BALL M. 60
 BANES A.V. 61, 266, 946
 ANDERSON W.L. 62
 BARRY M.B. 63, 64, 65, 66, 1383
 BARBACCI M.K. 67, 68
 BARLIN J. 121C
 BARKER W.D. 69
 BARKOCY A.P. 70
 BARKLOF 71
 BARNARD D.F. 72
 BARNEY G.C. 73
 BARRETT W.A. 783
 BARTON N. 74
 BARTREE I.C. 75
 BASDEN A. 76
 BASHKOW T.P. 77
 BASSETT J.C. 78
 BASTIN D.A. 79, 80, 117C
 BAUER H. 81
 BAUM J.D. 82
 BAYFIELD M.A. 83
 BEALL W.H. 84
 BEARDSLEY C.W. 85
 BEARNSON L.W. 86, 87, 88, 1306, 1307, 1308
 BEARSON L.W. 89
 BECKFELDYEN M.L. 90
 BEDROSIAN L.D. 91
 BEELITZ H.K. 92
 BREMILLER G.V. 631
 BEKE H. 93, 1473
 BELL C.G. 67, 84, 85, 86, 87, 98
 BELL R. 726
 BELLMORE M. 89
 BELT J.E. 100
 BENGTSON A.H. 101
 BENING L.C. 102, 103, 104
 BENNETTS R.G. 105, 106, 107, 108, 885
 BEREIVAS T. 109, 110
 BERGE C. 111, 112, 113
 BERMAN G. 114
 BERNT H. 115
 BERNSTEIN S. 116
 BERROIR A. 1477
 BERSCHBACK T.P. 117
 BEKGLINO K. 118
 BERTMAN K.R. 119
 BESANT C.R. 120, 121
 BETANCOURT R. 122
 BILIOUS O. 123
 BIRNS M.L. 658
 BITTNER B. 124, 125
 BLAAUW G.A. 126
 BLISS F.W. 127, 128
 BLYTHIN J. 322
 BARKER W.D. 69
 BARKOCY A.P. 70
 BARKLOF 71
 BARNARD D.F. 72
 BARNEY G.C. 73
 BARRETT W.A. 783
 BARTON N. 74
 BARTREE I.C. 75
 BASDEN A. 76
 BASHKOW T.P. 77
 BASSETT J.C. 78
 BASTIN D.A. 79, 80, 117C
 BAUER H. 81
 BAUM J.D. 82
 BAYFIELD M.A. 83
 BEALL W.H. 84
 BEARDSLEY C.W. 85
 BEARNSON L.W. 86, 87, 88, 1306, 1307, 1308
 BEARSON L.W. 89
 BECKFELDYEN M.L. 90
 BEDROSIAN L.D. 91
 BEELITZ H.K. 92
 BERTMAN K.R. 119
 BESANT C.R. 120, 121
 BETANCOURT R. 122
 BILIOUS O. 123
 BIRNS M.L. 658
 BITTNER B. 124, 125
 BLAAUW G.A. 126
 BLISS F.W. 127, 128
 BLYTHIN J. 322
 BARKER W.D. 69
 BARKOCY A.P. 70
 BARKLOF 71
 BARNARD D.F. 72
 BARNEY G.C. 73
 BARRETT W.A. 783
 BARTON N. 74
 BARTREE I.C. 75
 BASDEN A. 76
 BASHKOW T.P. 77
 BASSETT J.C. 78
 BASTIN D.A. 79, 80, 117C
 BAUER H. 81
 BAUM J.D. 82
 BAYFIELD M.A. 83
 BEALL W.H. 84
 BEARDSLEY C.W. 85
 BEARNSON L.W. 86, 87, 88, 1306, 1307, 1308
 BEARSON L.W. 89
 BECKFELDYEN M.L. 90
 BEDROSIAN L.D. 91
 BEELITZ H.K. 92

BOERN B.W.
 1199
 BOGO G.
 129
 BORCHART K.M.
 111
 BONECAI D.
 997
 BORGSTAHN K.W.
 130
 BOSSIN D.C.
 131, 132, 133, 134
 BOSWELL F.R.
 135
 BOTIGRE P.S.
 136, 137, 138
 BOUKNIGHT W.J.
 139
 BOURGEOIS F.
 140, 141
 BOURICIOUS W.G.
 142, 143, 235, 1151, 1231
 BOUSQUET Y.
 1477
 BOUTE M.T.
 144, 145, 146
 BOWDEN F.C.
 147
 BOWDEN E.W.
 148, 149, 150, 151
 BOWERS J.C.
 152
 BOVICA J.W.
 153
 BOWMAN P.M.
 154
 BOYCE A.H.
 155, 156, 157, 158
 BRACCHI G.
 159, 160, 161, 162, 163
 BRACKETT J.W.
 164
 BRADSHAW F.I.
 165, 166, 1211
 BRANNIN F.H.
 167, 168, 169
 BRAY D.W.
 170, 89-J
 BRENNAN P.A.
 171
 BRENNEMAN A.
 172
 BRENNEMAN A.E.
 300
 BRESS D.L.
 173
 BREUER M.A.
 174, 175, 176, 177, 178, 179,
 180, 181, 182, 183, 184, 185,
 186, 187, 188, 189, 190, 191,
 192, 193, 194, 195, 255, 849,
 1390
 BRINSFIELD J.G.
 196
 BRISBANE A.D.
 719
 BROOKE D.F.
 83
 BROUWER D.P.
 574
 BROWN A.
 197, 198
 BROWN D.P.
 1115
 BROWN H.E.
 84
 BROWN J.A.
 199, 303
 BROWN J.K.
 200
 BROWN R.R.
 201, 202
 BRUCE R.A.
 151
 BRULE J.D.
 203, 737
 BRUNO J.L.
 204
 BUCHSHAUM L.
 839
 BUCKLEY F.
 205
 BUHAYAR E.S.
 206
 BURD W.C.
 207
 BURNETT G.J.
 208
 BURNS J.G.
 308
 BURK R.P.
 209, 210
 BURSTALL M.W.
 211
 BRENNEMAN A.E.
 300
 BRESS D.L.
 173
 BREUER M.A.
 174, 175, 176, 177, 178, 179,
 180, 181, 182, 183, 184, 185,
 186, 187, 188, 189, 190, 191,
 192, 193, 194, 195, 255, 849,
 1390
 BRINSFIELD J.G.
 196
 BRISBANE A.D.
 719
 BROOKE D.F.
 83
 BROUWER D.P.
 574
 BROWN A.
 197, 198
 BROWN D.P.
 1115
 BROWN H.E.
 84
 BROWN J.A.
 199, 303
 BROWN J.K.
 200
 BROWN R.R.
 201, 202
 BRUCE R.A.
 151
 BRULE J.D.
 203, 737
 BRUNO J.L.
 204
 BUCHSHAUM L.
 839
 BUCKLEY F.
 205
 BUHAYAR E.S.
 206
 BURD W.C.
 207
 BURNETT G.J.
 208
 BURNS J.G.
 308
 BURK R.P.
 209, 210
 BURSTALL M.W.
 211
 BUSACKER R.G.
 212
 BUTTON C.H.
 213
 CAIN J.T.
 214, 215
 CALAHAN D.A.
 216
 CALHOUN D.F.
 217, 219
 CALVIN E.L.
 219
 CAMERON S.H.
 220
 CAMPAGNA R.
 221
 CANNON D.L.
 222
 CAPOCACCIA F.
 223
 CARBERRY R.L.
 65, 1383, 1384, 1385
 CARNELL P.E.
 321
 CARNEVALE A.
 224
 CARRIER C.
 225
 CARROLL A.H.
 226, 227, 228, 229, 230, 231
 CARROLL B.D.
 232, 233
 CARROLL G.C.
 87, 88, 89, 575, 684, 685
 CARROLL J.J.
 234
 CARTER A.W.H.
 1192
 CARTER W.C.
 143, 235
 CARTWRIGHT D.
 607
 CASADY L.C.
 218
 CASE P.W.
 236, 237, 238, 239, 240, 786
 CASKEY D.L.
 451, 452, 453, 454, 455, 456,
 1514
 CASSELL P.A.
 241
 CEDERDAUM I.
 887
 CEBAS L.J.
 199
 CHAN K.H.
 242
 CHAN S.G.
 1105
 CHAN S.P.
 307
 CHANG HAY.
 243, 244, 245, 246, 247, 248,
 249, 250, 251, 657, 958
 CHANG L.C.
 252, 253, 254, 1165
 CHANG S.J.
 255, 1390
 CHAPMAN J.S.
 256
 CHAPPELL S.G.
 257, 1345, 1346
 CHARNEY H.P.
 258
 CHEIN M.
 259
 CHEN C.
 803
 CHEN F.T.
 260, 261
 CHENEY C.J.
 262
 CHESAREK D.J.
 263
 CHESLEY G.
 1433
 CHIA D.K.
 264, 265, 693, 694, 695, 696
 CHIANG A.C.L.
 266
 CHIEN R.T.
 1141
 CHO J.W.
 264, 267
 CHO Y.C.
 1301
 CHOW S.P.S.
 73
 CHRISTIANSEN D.
 268
 CHU W.W.
 269, 270
 CHU Y.
 271, 272, 273, 274, 275, 276,
 991, 992

CHUANG Y.H.
 1481, 1482, 1493
 CHUNG S.H.
 277
 CLARK N.H.
 778
 CLARA K.L.
 278
 CLARA R.S.
 869
 CLEGG F.W.
 279, 280, 281, 282, 283, 284,
 989
 COBBAN A.
 285
 COCHAIN K.
 832
 COCKAYNE E.J.
 286, 287, 288
 COHEN D.J.
 289, 290, 291
 COHEN P.D.
 292
 COHN W.
 293
 COLE C.D.
 294
 COLE P.H.
 295
 COLEMAN C.
 885
 COMMUNICATIONS SYSTEMS INC
 296
 COMPTON J.R.
 604
 CONDUMAKI N.
 29
 CONNER M.F.
 297
 CONNORS M.M.
 657
 CONWAY R.B.
 298
 COOK J.S.
 299
 COOK P.B.
 300
 COONS C.F.
 301
 COONS S.A.
 302
 COOPER J.
 303

COOPER J.F.
 304
 COOPER L.
 305
 CORK R.C.
 306, 307
 COMMAN D.
 308
 CORREIA M.
 309, 310
 COSSMAN D.
 309
 COUCH W.R.
 311
 COURT-HAMPTON D.
 312
 COURVOISIER M.
 1191
 COWAN R.J.
 313
 CRALL R.F.
 314, 315
 CRAWFORD B.J.
 1380, 1500, 1561
 GRAY S.R.
 316
 CRENEFER D.W.
 294
 CRITCHLOW D.L.
 317
 CROCKER N.R.
 318
 CROCKET E.D.
 319, 320
 CROCFORD L.L.
 321
 CROOK K.J.
 322
 CROSET M.
 323
 CROWLEY T.H.
 324
 CSERIALMI N.
 325
 CULLYER W.J.
 326, 327, 328
 CUTLER A.H.
 329
 DABBIT J.J.
 330
 DAMMOERLEF H.A.
 331

DANAFANI K.
 332, 333
 DANIELSON G.H.
 334
 DARRINGER J.A.
 335, 336, 1088
 DAS P.
 337
 DAUBENMIKE K.L.
 310
 DAVID
 338
 DAVIDSON E.S.
 339, 340
 DAVIO M.
 1409
 DAVIS K.F.
 341, 342
 DAVIS W.A.
 487
 DAVIS W.E.
 57
 DAWSON D.F.
 343
 DEANDRALE A.H.
 1800
 DECAMPO L.A.
 28
 DECLER C.A.
 344
 DECKER L.M.
 344
 DECKET K.L.
 345
 DEFRADESCO H.F.
 346
 DEHAAN W.R.
 347
 DELAQUAIZE P.
 348
 DEMOUCKON G.
 349
 DENIL N.J.
 350
 DENNIS J.H.
 1093
 DENNIS M.G.
 351
 DENT J.J.
 352, 353
 DEO N.
 354

DEPARTMENT OF DEFENSE (USA)
 355
 DEPOLIGNAC
 356
 DERTOUZOS K.L.
 357, 358, 359, 360, 361
 DEVANNEY W.J.
 362
 DEZWART H.
 1341
 DIAZ M.
 1191
 DIEPHUIS W.J.
 363
 DIEMICK P.
 364
 DILTHEYER D.L.
 40, 365, 366, 367, 368, 369,
 388, 389, 1251, 1306
 DIGIACOMO V.
 23
 DIRECTOR S.W.
 370
 DONATH W.E.
 370, 371, 372, 373, 374, 382,
 849
 DOME E.
 59
 DORR W.C.
 248
 DU M.M.
 375, 376, 377, 378, 379, 380
 DUBBS F.W.
 381
 DUGGAL K.
 382
 DUIJVESTIJN A.J.W.
 383
 DUKE A.A.
 384, 385
 DULFY J.P.
 386, 387, 388, 389
 DULMAGE A.P.
 390
 DUMANIAN J.
 391, 392
 DUNCAN F.
 393
 DUNCAN K.
 394
 DUNHAM R.
 395, 396

DUNN W.R. 397
 DUNNE G.V. 395
 DUNNE W.L. 399
 DZUBOW S.R. 400
 EAGLE T.C. 401
 EAGLES A.J. 121
 EBERTIN M.A. 402, 403
 ECABERG A.L. 1551, 1552
 EDENHOFFER J.R. 219
 EDWARDS C.R. 404
 EICHELBERGER E.H. 405
 ELDRID R.D. 406
 ELLENBECKER M.J. 775
 ELLIOTT R.A. 248
 ELNGRE J.M. 407
 ERICH H.M. 408
 ENNEASON M.C. 158
 ENDO H. 764
 ENGL W.L. 409, 410, 411, 412, 413, 414, 415
 ENGLEBREITSON P. 107C
 ENSLOW P.H. 1266
 EPLEY D.L. 416
 ESHED R. 554
 ESKER M.F. 417
 ESTES R. 548
 ESTLIN G. 852, 853, 954, 1127, 1128
 ETHERTON M. 262
 EVANS D.S. 418
 EVANS G.C. 419
 EYEN S. 887
 EWING A.C. 420
 EWING D.A. 421
 FAIMAN 422
 FALKOFF A.D. 423, 424, 425
 FANTINO 338
 FARREY B.A. 426
 FARLOW C.W. 427
 FARNER D.E. 428, 429, 430, 431
 FARY I. 432
 FAW L.A. 433, 434
 FELLER A. 435
 FELTS W. 826
 FENBERG I. 123
 FERRARI D. 436, 437, 438, 439, 440, 441, 442
 FIELD J.J. 444
 FIELDING G.F. 445
 FIGUEROA M.A. 446
 FIFE J.L. 447, 141H
 FISHER G.J. 448, 449, 450
 FISK C.J. 451, 452, 453, 454, 455, 456, 457, 458
 FITCH A.F. 450, 460
 FLEMING J.C. 1018
 FLETCHER A.J. 461, 462, 463
 FLORENKOFF M.J. 464
 FLYNN M.J. 465
 FOHL M.E. 466
 FOIK F.F. 467
 FORDIANI W.O. 468
 FOSTER J.C. 469
 FOURNET H. 470
 FOWLEY B.R. 471
 FOWLER F.H. 472
 FRANKER F. 473
 FRANK E.A. 474, 475
 FRAYNE G.R. 476
 FREEMAN D.N. 1315
 FREEMAN M.F. 477, 478
 FREITAG H. 479, 480, 481, 482
 FRENCH L.J. 483, 484, 485
 FRESCH W.C. 486
 FRIDKICH M. 487
 FRIDSHAL D. 385
 FRIDSHAL R. 285, 385
 FRIEDBERG R.M. 386
 FRIEDMAN A.D. 35, 489, 490, 491, 492, 1006, 1007
 FRIEDMAN J. 1007
 FRIEDMAN T.D. 493
 488, 494, 495, 496, 497, 498
 FRIETS J. 77
 FRISIANI A.L. 22J
 FROMEKSTROM S. 1432
 FROSINI G. 23, 24
 FROSSER T.F. 499
 FU Y. 500
 FUJITA M. 829
 FUKUI I. 501
 FURIA N. 502
 GALEY J.M. 503
 GALLY P. 504
 GAMBLIN W.L. 505
 GARCIA L. 506
 GARFINKEL R.S. 507
 GARNER S.J. 508
 GANSHIDE R.G. 509
 GANTON P.C. 510
 GAULT J.W. 511, 512, 513, 514
 GENTRY M.L. 515
 GEORGE I.R.L. 516
 GERACF G.R. 517, 518
 GESINK E.L. 519
 GESTRI G. 518
 GEYER J.M. 19, 520
 GHENDREH P. 524
 GHOUILA-IGOURI A. 113

GIANNUZZI R.O.J. 443, 521, 522, 523
 GIBBS N. 524
 GIESF A. 525, 526
 GIESLER H. 527
 GILBERT E.O.N. 528
 GILBERT E.W. 529
 GILETTE C. 739
 GILL S. 530
 GILMCRE P.C. 531, 532, 533
 GINSBERG G.L. 477, 534, 535
 GIRARD F.W. 79, 80, 1170
 GIULIETTI L. 33
 GIVONE D.D. 26
 GLASER F.L. 536, 537, 538
 GLASS R.A. 539
 GLENN R.R. 540
 GODCY H.C. 541
 GOETZ F.W. 542, 543
 GOLDBERG M.J. 544, 545, 1359, 1360, 1361
 GOLDBROEN G. 1416
 GOLDMAN M.A. 546
 GOLDSIEIN A.J. 547
 GOLCMB S.W. 548, 1509
 GONENC G. 549
 GOODYKUCNTZ J. 550
 GORDON W.L. 551
 GORINSHTEYN L.L. 552
 GORMAN D.F. 553, 554, 555, 849
 COSTELON L.P. 556
 GOULD R. 557
 GOUITTE G. 558, 559
 GRACE F.E. 560, 561
 GRACER F. 562, 563, 564
 GRAFF H.H. 786
 GRASON J. 84, 95
 GRASSELLI A. 565
 GRAVES G.W. 566
 GRAVITZ M. 567
 GRAY F.G. 568, 569, 570
 GRAY J.C. 571
 GREEN D. 572
 GREEN R.S. 1122
 GRIBBLE M.W. 419
 GRIFFIN J.F. 573
 GRIFFITHS C. 384
 GRIM R.K. 574
 GRISWOLD V.M. 575
 GROENIC S.K. 576, 843, 1273
 GROSSCASSAND C. 470
 GROSSAAMP H.J. 213
 GROTZ G.A. 81
 GROTZ K. 577
 GUENTHER P.G. 497
 GUILLAUME G. 504
 GUMMEL H.K. 1100
 GUPTA S.C. 578
 GURSKI C.S. 443, 521, 522, 523, 579
 GUSCOTT A.R. 326, 328
 GUYOT A. 149
 HAAS B.A. 580
 HABAYER A.R. 581, 582
 HADLOCK F.O. 20, 583
 HAINS M.S. 573
 HAKIMI S.L. 584
 HALLMAN C.A. 585
 HAMBURY J.N. 73, 586
 HAMILTON A.W. 587
 HAMLYN A. 120
 HAMMER M. 164
 HANAN M. 562, 563, 564, 585, 589, 590, 591, 592, 593, 594, 595, 596, 597
 HANEY F.M. 598, 599
 HANNE J.M. 600, 601
 HANNIG W.A. 602
 HANNOM T.J.B. 839
 HAPP W.W. 392, 603, 604
 HARARY P. 605, 606, 607
 HARELL F.H. 60, 608, 609
 HARLEY T.J. 1465
 HARPER C.A. 610, 611
 HARRAND Y. 612, 613, 614
 HARPELL L.A. 615
 HARRIS T. 1201
 HARRISON M.A. 616
 HARTMAN D.W. 617
 HARRISON H.M. 618
 HARVEY J.G. 619
 HASHIMOTO A. 620, 621, 622
 HASPEL C.H. 623
 HASSLER P.P. 624
 HAUSER J.F. 625
 HAYASHI T. 626
 HAYLS J.P. 627
 HAYS G.G. 628
 HAZELHURST J.H. 629
 HAZLETT L.H. 630, 631, 632
 HEAP R.R. 633
 HEARN A.L. 634
 HEATH F.G. 635, 636, 637
 HELDER C.H. 638
 HEISS S. 639, 640
 HENNING C.W. 641, 642, 1117, 1418
 GIANNUZZI R.O.J. 443, 521, 522, 523
 GIBBS N. 524
 GIESF A. 525, 526
 GIESLER H. 527
 GILBERT E.O.N. 528
 GILBERT E.W. 529
 GILETTE C. 739
 GILL S. 530
 GILMCRE P.C. 531, 532, 533
 GINSBERG G.L. 477, 534, 535
 GIRARD F.W. 79, 80, 1170
 GIULIETTI L. 33
 GIVONE D.D. 26
 GLASER F.L. 536, 537, 538
 GLASS R.A. 539
 GLENN R.R. 540
 GODCY H.C. 541
 GOETZ F.W. 542, 543
 GOLDBERG M.J. 544, 545, 1359, 1360, 1361
 GOLDBROEN G. 1416
 GOLDMAN M.A. 546
 GOLDSIEIN A.J. 547
 GOLCMB S.W. 548, 1509
 GONENC G. 549
 GOODYKUCNTZ J. 550
 GORDON W.L. 551

HEMPHILL J.-L. 1418
 HEMPHILL J.M. 643
 HENNIE F.C. 644
 HERRST A.T. 645
 HEMERIAS D. 646
 HERSKOWITZ G.-J. 647, 648
 HESSE B.L.C.A. 649
 HESTER D.-E. 650
 HICKS D.-M. 651
 HIGHTOWER D.-B. 652, 653, 654
 HILES J.O. 262, 655, 1532
 HILL C.P. 656
 HILL W.L. 739
 HILLIEM F.-S. 657
 HILLMAN H.D. 658
 HILLMAN L. 658
 HIRAKAWA K. 660
 HIRANO M. 1398
 HIRANO I. 660
 HIRATA F. 804
 HIRSCHMAN I. 661
 HITCHCOCK R.-P. 171, 373, 662, 663, 664
 HOFFMAN A.-J. 374, 665
 HOHL J.-S. 666
 HOHN F.-E. 667
 HOLLAND C.-E. 582

HOLLAND T. 382
 HOLLMAN D.-F. 72
 HOLMES D.-R. 750, 751
 HONG S.-J. 132, 133
 HOOK H.-O. 668
 HOOVER L.-R. 669, 670, 671
 HOPCKROFT J. 672, 673, 674, 675
 HOPE A.-A. 676, 677
 HORRST E. 678
 HORINO H. 819
 HORNBUCKLE G.-D. 679, 680, 681
 HORNE N.-W. 682
 HORNFECK W.-A. 683, 684, 685
 HOSHRING K.-H. 686
 HOUGHTON J. 687
 HOUSE R.-W. 688
 HOWARTER D.-R. 689
 HOWIE H.-R. 27, 690, 681, 682
 HSIAG M.-Y. 264, 265, 693, 694, 695, 696,
 1306, 1307, 1308
 HSIEH E.-P. 697, 698, 1151
 HUBACHER E.-M. 800
 HUBBOLD R.-J. 698
 HUDSON P.-W. 700
 HUGHES J.-S. 701
 HULL J.-F. 869
 HURST R.-C. 702, 703

HUSON S.-S. 704
 HUTCHESON J.-D. 705
 HUTTLY N.-A. 706, 707
 HYDE R.-F. 417
 HYMAN B. 708
 IBM 709, 710
 ICHIAIWA I. 711, 712
 IDE R.-E. 713
 IEE 714
 ILLEFALVI-VITE 715
 INAGAKI M. 716
 INOSE H. 717
 IPPOLITO J.-C. 1190
 ISAAK D.-A. 1158
 ISETTI D.-D. 457, 458
 IYERSON K.-E. 425, 718
 JACKSON T.-M. 719, 720
 JACOBOWITZ H. 721
 JACOBS M.-O. 505
 JACOBY K. 722, 723
 JAGADEESAN M.-M. 724
 JAIN G. 636
 JAIN G.-C. 101, 725, 726
 JAMISON J.-F. 727, 728, 729
 JARVIS D.-H. 730
 JARVIS J.-F. 731, 732

HUSON S.-S. 704
 HUTCHESON J.-D. 705
 HUTTLY N.-A. 706, 707
 HYDE R.-F. 417
 HYMAN B. 708
 IBM 709, 710
 ICHIAIWA I. 711, 712
 IDE R.-E. 713
 IEE 714
 ILLEFALVI-VITE 715
 INAGAKI M. 716
 INOSE H. 717
 IPPOLITO J.-C. 1190
 ISAAK D.-A. 1158
 ISETTI D.-D. 457, 458
 IYERSON K.-E. 425, 718
 JACKSON T.-M. 719, 720
 JACOBOWITZ H. 721
 JACOBS M.-O. 505
 JACOBY K. 722, 723
 JAGADEESAN M.-M. 724
 JAIN G. 636
 JAIN G.-C. 101, 725, 726
 JAMISON J.-F. 727, 728, 729
 JARVIS D.-H. 730
 JARVIS J.-F. 731, 732

JAZAYEPI M. 733
 JERRE A. 121
 JELINEK H.-J. 734
 JENKINS P. 56
 JENNINGS A.-M. 669
 JENNINGS R.-M. 601
 JENSEN F.-A. 735
 JEPHSON J.-S. 736
 JESSEL G.-P. 359
 JOHNSON B.-M. 298
 JOHNSON E.-T. 345
 JOHNSON W.-A. 203, 737
 JONES E.-R. 738
 JONES S.-L. 326
 JOSEPH S. 1126
 KADIS M.-W. 738
 KAPTAOGLU R. 740
 KAHN H.-J. 741
 KAJITANI K. 742
 KALISH H.-M. 743
 KALLAS J.-L. 744
 KAMAL S. 745, 746
 KANADA H. 814, 1426
 KANE J.-K. 747
 KANI K. 1398
 KAPOSI A.-A. 748, 749, 750, 751, 752

KAPOSI J.F.
 752
KARNIEL S.
 586
KARP K.M.
 752, 754
KARSON A.
 77
KASAHARA Y.
 742
KASKEY Y.
 755
KATC M.
 230
KATZ D.
 756
KATZ J.M.
 757
KATZENELSON J.
 418, 758
KATZKE S.W.
 1211
KAUTZ W.H.
 759, 760, 761, 762, 763
KAWABATA I.
 35
KAWASAKI J.
 764
KEINER W.L.
 765, 766
KELLEMAN E.
 579
KENNEY J.L.
 213, 767
KEOGH R.J.
 210
KERNIGHAN H.W.
 768, 769, 770, 1303
KINE C.M.
 75, 771, 772, 773, 774, 775,
 1246, 1247
KINMAN C.J.
 4
KINOSHITA K.
 776, 1039, 1040
KIRBY D.B.
 777
KIRKPATRICK I.I.
 775
KISCH R.N.
 316
KITAMURA I.
 779

KJELKERUD E.
 780
KLAMERUS L.J.
 781
KLAYTON A.K.
 782, 783, 784
KLEMETSMC K.R.
 785
KLETSKY E.J.
 203, 737
KLOCMOK M.
 786
KNOWLES A.J.
 10
KNUDSEN M.J.
 96, 787, 788, 789
KODANDAPANI K.E.
 790
KODRES U.M.
 791, 792, 793, 794, 795, 796,
 797
KOFORD J.S.
 798, 799, 800
KOGA Y.
 230, 801, 802, 803, 804
KOHAVI I.
 805, 806, 807, 808, 809
KOHAVI Z.
 808, 809, 810, 811, 812, 813
KOJIMA K.
 814
KOLIAS J.T.
 815
KOLLER K.
 1091
KOLMAN R.
 1373
KOO C.C.
 816
KOREN M.L.
 817
KOTHARI P.N.
 267
KOVJANIC P.
 819
KOZAWA I.
 819, 829
KRAGH E.C.
 800
KRAPCHIN A.I.
 820
KRARUP J.
 821

KREINICK S.J.
 822
KRIEWEILL T.J.
 823
KRIZ T.A.
 824, 825
KHOLAK P.
 826
KRONSTADT F.
 1278, 1474
KROSNER S.P.
 827, 828, 1271
KUBO M.
 828
KUHN H.W.
 830, 831
KUNTZMANN J.
 832
KUNZ J.
 854
KUO F.F.
 343, 833, 834, 835, 836, 837,
 838, 839, 936, 937, 938
KURATOWSKI G.
 840
KURODA A.
 841, 1066
KURTZBERG J.M.
 562, 563, 564, 588, 591, 592,
 593, 594, 842, 843, 844, 845,
 846, 847, 848, 849
KUSUNOKI K.
 850
KWOK H.L.
 916
LABAHN P.R.
 851
LACOUR J.
 832
LACHOSSE T.R.
 346
LALIBERTE A.R.
 723
LALLIER A.W.
 701
LAMB V.R.
 1199
LANHERT A.G.
 852
LAND A.H.
 426, 853
LANDGRAFF R.W.
 854, 855

LANDMAN R.S.
 855, 856, 857, 858
LANGDON J.L.
 123
LANG L.A.
 859
LANGFOLKS R.
 860, 861
LAPIDUS L.I.
 1327
LARKY A.I.
 763
LARSEN R.P.
 862, 863, 864, 865
LASALLE J.C.
 140, 141
LASLLE R.V.
 866
LASS S.E.
 867
LATHROP J.W.
 840, 868, 869
LAVALLE P.
 810, 811
LAVERING F.B.
 870
LAVIE M.
 364
LAWDER R.E.
 871
LAWLER E.L.
 872, 873, 874, 875
LAYDEN E.C.
 460
LEAGUS D.
 645
LEAVINE K.B.
 876
LEE C.Y.
 877
LEE G.
 878
LEF S.W.
 879
LEEVERS L.F.A.
 880, 881, 882
LEFKOVITZ D.
 883
LEHMAN M.
 884
LEINER A.I.
 885

LEKKOS A.A.
 886, 1416, 1419
 LENKE C.A.
 300
 LENKE H.U.
 262, 1532
 LEMPEL A.
 557
 LERAILLEZ F.
 885
 LERDA F.
 884
 LEVI G.
 890, 851, 892
 LEVIN H.
 382
 LEVITT A.N.
 874
 LEVY H.M.
 893
 LEWALLEN D.R.
 894
 LEWIN D.W.
 106, 107, 108, 895, 896
 LEWIS D.W.
 897
 LEWIS E.
 898, 899
 LEWIS R.S.
 900, 901
 LEYKING I.W.
 913
 LIBERMAN A.H.
 902
 LIDDELL P.
 30, 613, 903
 LIDELL P.
 31
 LIN P.M.
 904
 LIN S.
 769, 905
 LINDBLOOM E.
 859
 LINDERS J.C.
 906, 907
 LINDGREN A.G.
 908
 LINHAROT R.J.
 92
 LINNEMANN F.O.
 909

LIPPMAN H.E.
 797
 LIU C.H.
 110, 488
 LIU T.K.
 910
 LIU TSO-KAI
 911
 LIVITSANOS A.
 913
 LOBERMAN H.
 865, 912, 1505
 LOCK K.
 913
 LODATO V.A.
 914
 LOGAN J.R.
 915
 LOGGHER R.D.
 916
 LOGETTE J.C.
 917
 LOONIS H.H.
 918, 1337
 LORR D.D.
 1155
 LOVITT G.J.
 147
 LOWENSCRUSS O.
 325
 LUCAS P.
 919
 LUCCIO F.
 890, 891, 892, 920, 921, 922,
 923, 924, 925, 926
 LUKES J.A.
 927
 LUKOFF H.
 755
 LUM J.K.
 928
 LUSINCHI J.P.
 1263, 1477
 LUSTMAN F.
 929, 1010
 LUX A.
 129
 LYNN D.K.
 632, 930, 931, 932
 LYONS D.
 933
 MABLE G.
 826

MACLEAN K.W.
 1195
 MAENPAA J.H.
 1369
 MAESTRINI P.
 23, 24
 MAGNUSON W.G.
 343, 835, 836, 837, 838, 839,
 934, 935, 936, 937, 938
 MAH L.
 939, 940, 941
 MAJORANI E.
 889, 942
 MAKI G.K.
 943, 944, 1273, 1349, 1350,
 1447
 MALAKOFF J.L.
 945
 MALBRAIN J.P.
 946
 MALGINOV E.N.
 820
 MALGRANGE Y.
 349
 MALING A.
 947
 MALLER V.A.
 321
 MAMELAK J.S.
 948
 MANCUSI M.D.
 949
 MANDELBAUM D.
 950
 MANDELL K.L.
 951, 952, 953, 954
 MANDI W.
 955
 MANN D.M.
 1187
 MANN W.S.
 1362
 MANNING E.G.
 249, 293, 291, 956, 957, 958
 MANO M.N.
 864
 MAPLE I.G.
 539
 MARCH C.D.
 959
 MARCH R.E.
 960

MARGOL L.
 865
 MARIN M.A.
 861, 862
 MARINUS P.N.
 863, 864, 865, 866, 867, 868,
 869, 870, 871, 872
 MARKOWITZ H.M.
 665
 MARKS H.
 493
 MARSHALL S.L.
 873
 MARTIN C.D.
 874
 MARTIN J.C.
 364
 MARTIN L.C.
 975
 MARTIN R.G.
 976
 MARTINEA A.
 977
 MATCOVICH T.J.
 978
 MATHIS S.J.
 979
 MATTISON R.L.
 980
 MAUMER C.X.
 535
 MAXWELL W.I.
 298
 MAY J.W.K.
 741
 MAYEDA W.
 981, 982, 983, 1166, 1167
 MAYES T.L.
 602
 MAYS C.H.
 736, 799, 984, 985, 986
 MAZZOLA L.C.
 2
 MCBWIDE T.K.
 1369
 MCBURNEY D.R.
 656
 MCCALLA L.F.
 1076
 MCCLUKE R.N.
 987, 988
 MCCLOSKEY F.J.
 146, 283, 284, 989, 990, 1119,

1120
 MCCOEMICK B.H.
 629
 MCCURDY B.D.
 991, 992
 MCFALLIN F.E.
 754
 MCGINNIS D.J.
 893
 MCGUFFIN R.W.
 318
 MCGUIKE R.
 74
 MCINTOSH I.M.
 594
 MCKINLAY J.T.
 995
 MCKINNEY J.G.
 996
 MCLINICCA P.M.
 120
 MCMAHON H.T.
 997, 1530
 MCNAMEE L.P.
 214, 215, 998
 MCGUARRIE R.P.
 736
 MCVEY F.S.
 154
 MEADOWS D.M.
 999
 MEGA S.
 94
 MENIA M.A.
 1000, 1301
 MEI P.
 524
 MEISSNER C.B.
 1002
 MELZAN Z.A.
 1003
 MENARD
 338
 MENDELSCHN N.S.
 390
 MENNENE A.
 1004
 MENON P.K.
 38, 490, 491, 492, 1005, 1006,
 1007
 MENCES M.J.
 708
 MERGLER H.W.
 475
 MERMET J.
 31, 128, 613, 1008, 1009, 1010
 MESSINGER H.P.
 382, 1001
 MESZTENYI C.K.
 1011, 1012
 METZE G.
 240, 340, 1013, 1014, 1015,
 1075, 1078, 1141, 1281, 1282,
 1283, 1284, 1285
 MEYER C.S.
 1016
 MEYER J.F.
 504, 570, 1017
 MEZZALANA L.
 439, 440
 MICHAEL G.A.
 119
 MICHIE D.
 1018
 MICKELSON C.T.
 1019
 MICKLE M.H.
 214, 215
 MIESSLER M.H.
 1020
 MIKANI K.
 1021
 MILES R.L.
 219
 MILICI A.
 1268
 MILLER D.M.
 1022
 MILLER N.R.
 823
 MINICH C.E.
 909
 MINTURN G.A.
 785
 MIRAT G.
 832
 MITCHELL D.R.
 1023
 MITTFELMAN J.
 1024
 MIYOSHI A.
 1025
 MIZZI J.V.
 816
 MLYNSKI D.A.
 408, 410, 411, 412, 413, 414,
 415
 MOBLEY R.L.
 1199
 MOLENDAN P.J.
 1434
 MONDSCHFIN L.P.
 1026
 MONTGOMERY G.R.
 1027
 MOONEY C.S.
 292
 MOORE E.F.
 1028, 1029
 MOORE R.C.
 1030, 1031
 MOORE R.K.
 1032
 MOOTZ H.L.
 1033
 MORENO V.
 1034
 MORREALE E.
 1035
 MORZENTI O.J.
 1036
 MOTOCKA T.
 1065
 MOTOCKA T.
 1037
 MULLER H.S.
 92
 MUNKRES J.
 1038
 MURAKAMI S.
 1039, 1040
 MURCHLAND J.D.
 426
 MURROGA S.
 1041
 MURPHY M.R.
 213
 MUSGRAVE G.
 1042
 MUTEL J.
 558, 559
 NAEMURA K.
 230, 803
 NAGAMINE M.
 1043
 NAGATA M.
 819, 829
 NAJJAR H.F.
 1044
 NAKAGAWA I.
 1547
 NAKAHARA H.
 1045
 NAKANISHI J.
 501
 NAKAYAMA N.
 1549
 NAM C.W.
 1392
 NARSHING D.
 1046
 NARUD J.A.
 642, 1047
 NAYLICK P.
 318
 NECULA N.N.
 1048
 NEMHAUSER G.L.
 90, 507
 NEMOTO S.
 1388
 NETTEFF L.
 864
 NEWELL A.
 67, 97, 98
 NEWMAN W.
 1049
 NEWTON R.S.
 1536
 NICHOLS A.C.
 76
 NICHOLSON T.A.J.
 509, 1050, 1051, 1052
 NIDECMEK H.A.
 1053
 NIESSEN C.
 1054
 NILVERGILT J.
 422, 1304
 NIJS G.
 93, 1473
 NINKE W.H.
 1055
 NINOMIYA S.
 1056
 NISHIZAWA M.
 1057
 NOBLIN J.H.
 1058

NCWIZO F.
 1037
 NOBRY R.F.
 503
 NORMAN K.F.
 607
 NORTH J.H.
 285, 395, 396
 NOSHITA A.
 621
 NOTZ W.A.
 1059
 NOUAILLES N.
 323
 NOZAWA K.
 1060
 ODEN P.H.
 596, 1061, 1062, 1254, 1255
 ODMANNSON E.
 1309
 OESTREICHER D.
 1063, 1196, 1405
 OETTINGER A.
 1064
 OGLESBY R.
 1404
 OHTA
 1548
 OHTSUKI T.
 1398
 OKADA Y.
 1065
 OKUI N.
 1066
 OLDFIELD J.V.
 1015, 1067, 1213
 OLSEN D.J.
 616
 OMBRIDANEIE
 504
 OHR W.K.
 1068, 1069
 OHSIC V.
 1540
 OSTAPKO D.L.
 134
 OTT G.
 293
 OTTEN R.H.
 1472
 OUALLINE C.M.
 1070

OWENS A.B.
 1071
 OZAKI H.
 1039, 1040
 O'BRIEN J.A.
 1072
 O'BYRNY S.P.
 510
 O'DONNELL C.F.
 1073
 PAGE C.V.
 746
 PAGE E.W.
 871, 872
 PAI D.
 1074
 PAIGE M.R.
 1013, 1075, 1076, 1077, 1078
 PANKHURST K.J.
 1079
 PAPACHRISTOU C.A.
 1080
 PARDEE S.
 756
 PARDO O.R.
 1081
 PARKIN R.E.
 1082, 1083
 PARKYN D.W.
 1084
 PARNAS D.L.
 1085, 1086, 1087, 1088
 PARSLOW K.D.
 1089, 1090
 PARSONS R.L.
 381
 PARTER S.V.
 46
 PASCHER A.A.
 1091
 PASQUARIELLO J.
 816
 PATCH F.D.
 1092
 PATEL A.M.
 134, 264
 PATIL S.S.
 1093
 PATILIN B.J.
 1094
 PAYAN C.
 31, 120, 613

PAYNE A.J.
 1085
 PEARCE N.
 1096
 PEARSON D.O.
 231
 PENNYPACKER J.G.
 27, 1097
 PERKOWSKI A.A.
 1088
 PERMONE M.
 1477
 PERRY C.S.
 1099
 PERSELS C.G.
 57
 PERSKY G.
 770, 1100
 PERTUISSET R.
 349
 PESKIN A.M.
 1101
 PETERSEN J.E.
 381
 PEZE F.A.
 1102, 1103
 PFEUFFER K.
 1104
 PHUNG L.
 1105
 PICKKELL W.E.
 1106, 1107
 PIERCE W.R.
 1108
 PILLING D.J.
 1109
 PLATO D.L.
 258
 PLATON E.A.
 1110
 PLATZKE K.C.
 1111
 PLINER M.S.
 1112, 1113
 PLISCH D.C.
 1114, 1115
 POAGE J.F.
 1116, 1117, 1118, 1119, 1120
 POCH L.J.
 1121
 PODRAZA G.V.
 1122

POKROVSKII A.N.
 820
 POLLACK B.W.
 1123
 POLLACK H.O.
 529
 PONENTALE T.
 1124, 1125
 POTASH H.
 1126, 1127, 1128
 POWELL T.J.
 1129, 1130, 1131, 1132
 POWER C.M.
 816
 PRADHAN L.K.
 1133, 1134
 PREDNIS L.J.
 1135
 PREISS R.J.
 1136, 1137, 1138, 1139, 1140
 PREPARATA P.P.
 1141, 1142
 PREUSS K.
 897
 PRIM K.C.
 1143
 PRINCE M.D.
 1144, 1145
 PRITCHARD G.A.
 1146
 PROCTOR K.K.
 1147
 PROSSEP T.F.
 1148
 PROUSE K.W.
 1085
 PRYDES A.S.
 755
 PTACK E.J.
 2, 3
 PUNPLIN R.A.
 1149
 PURSLOW F.J.
 895
 PUTNAM G.F.
 202
 PUTZGLU F.
 369
 PUTZOLU G.W.
 384, 1150, 1151, 1152, 1153
 QUARTELLI G.J.
 828

SCHOEFFEL W.L.
 1356
 SCHONROCK A.H.
 1292
 SCHROPPNIES E.
 649
 SCHROH H.
 1293, 1294, 1295
 SCHROEDER D.
 1296
 SCHROEPEL E.A.
 1297
 SCHUELEK D.
 1296
 SCHULER D.N.
 1298, 1299, 1300
 SCHUMACHER R.
 1301
 SCHWARTZ G.
 680
 SCHWASS M.F.
 138
 SCHWEINERT D.G.
 770, 1322, 1303
 SCHWEITZER N.
 550
 SCOTT G.
 384
 SECRET D.
 1304
 SEDORE S.R.
 152
 SEELY F.L.
 1305
 SEEMAN D.V.
 2, 3
 SEGAL M.
 899
 SELLERS F.F.
 1306, 1307, 1308
 SELLERS G.A.
 645
 SEM-SANDEK S.
 1309
 SEMPLE P.
 1310
 SESHAGIKI N.
 1311
 SESNU S.
 647, 1314, 1315, 1312, 1313,
 1314, 1315
 SETH S.C.
 1316, 1317, 1319
 SHAFER L.
 1319
 SHALLA L.
 1320
 SHAMP J.C.
 1321
 SHATTUCK P.B.
 828
 SHENAMAN S.M.
 1322
 SHEPPARD D.M.
 1323
 SHERMAN J.W.
 1324
 SHINGZAKI T.
 1325
 SHIREY R.W.
 1326
 SHIRC G.E.
 1327
 SHIVA S.G.
 1328
 SHOEMAKER R.
 205
 SHONT R.A.
 1329
 SHOSTACK K.
 1330, 1331, 1332
 SHRADER R.W.
 1333
 SIDERS R.A.
 1334, 1335
 SIDMAN R.D.
 92
 SIEWIOREK D.L.
 85, 96
 SIGRIST P.
 1336
 SILACCI K.C.
 1337
 SILVER R.
 1338
 SILVERBERG M.
 1339
 SIMEX R.
 213
 SIMON W.F.
 1053
 SINDEN T.W.
 1340, 1341
 SLAGER J.C.
 1122
 SMITH A.R.
 1168
 SMITH D.L.
 1342
 SMITH F.W.
 203
 SMITH G.R.
 1343
 SMITH G.W.
 1344, 1345, 1346
 SMITH J.L.
 1059
 SMITH M.G.
 1059, 1347
 SMITH R.J.
 944, 1348, 1349, 1350, 1447
 SMITH W.R.
 1001
 SMITH W.E.
 1351
 SNELL D.J.
 1536
 SNELSIKE R.W.
 26
 SNETHEN T.
 309
 SNOW W.
 465
 SO R.C.
 1352
 SOBOLFWSKI J.S.
 1353
 SOMALVICO M.
 163, 1354
 SPANDORFER L.M.
 1355, 1356
 SPANN R.N.
 680
 SPIRES D.A.
 812, 813
 SPITALNY A.
 1357, 1358, 1359, 1360, 1361,
 1362
 SPITZE J.M.
 1069
 SPOKZYNSKI G.A.
 800
 SPROULL R.
 1049
 SRINIVASAN C.V.
 1363, 1364, 1365, 1366
 SRINIVASAN C.V.
 1367
 STABLER F.P.
 1368
 STAHL W.J.
 1368
 STAIRS S.W.
 853
 STALLER J.J.
 1370
 STAUDHAMMER J.
 578
 STEARNS S.B.
 1371
 STEIGER J.F.
 359
 STEIGLITZ K.
 204
 STEINBERG L.
 940, 941, 1372, 1373
 STEVENS D.K.
 56
 STEVENS J.J.
 622, 1374
 STEVENS J.H.
 443, 521, 522, 523
 STINGER J.K.
 360
 STOCKTON A.P.
 326, 328
 STONE A.J.
 1375
 STONL H.S.
 1376
 STORY J.K.
 1377
 STOTZ K.
 1378
 STRATFORD P.I.
 1379
 STRICALAND P.K.
 800, 1380
 STRINGER E.V.
 158
 STRONG P.
 1381
 STUEHLER J.F.
 1382
 SU S.A.H.
 64, 65, 66, 135, 255, 1383,
 1384, 1385, 1386, 1387, 1388,
 1389, 1390, 1391, 1392, 1393,
 1397
 SU Y.H.
 369, 1394, 1395, 1396

SUGIYAMA N
 1398, 1399
 SUHOCAT K.J.
 608, 609, 713
 SUN H.H.
 1106
 SUNG C.H.
 1430
 SURINA J.J.
 1401
 SUSSENGUICH I.H.
 425
 SUSSAIND A.K.
 784, 1472
 SUSSMAN J.M.
 1403
 SUSSON S.
 1404
 SUTHERLAND I.E.
 1405, 1406, 1407
 SUTHERLAND W.H.
 1408
 SWAMY S.
 790
 SWEN G.E.
 1409
 SYMS G.H.
 625
 SYSTIEAS SCIENCE AND SOFTWARE.
 1410
 SZYGFENDA S.A.
 642, 1234, 1411, 1412, 1413,
 1414, 1415, 1416, 1417, 1418,
 1419, 1420, 1421, 1422, 1441
 TABUCHI A.
 1021, 1426
 TAMARU A.
 1423, 1545
 TANNARU E.
 1424
 TANAKA C.
 620, 514, 1425, 1426
 TANG Y.S.
 1427, 1541, 1542
 TARJAN R.E.
 672, 673, 674, 675, 1428
 TAVAN R.M.
 691, 692
 TAXIN H.W.
 1429, 1430
 TAYLOR K.L.
 110

TEETS J.J.
 1431
 TEGER A.H.
 485
 TELL R.V.
 1432
 TENNANT J.R.
 1433
 TEZUKA Y.
 742
 THALER H.A.
 690
 THAMHAIN H.J.
 1434
 THAYSE A.
 1435, 1436, 1437, 1438, 1439
 THERMAN C.W.
 361
 THOMAS E.L.
 681
 THOMAS P.G.
 1440
 THOMASON M.G.
 571, 572
 THOMIS W.
 251
 THOMPSON E.W.
 1421, 1422, 1441
 THOMPSON A.L.
 739
 THOMPSON K.E.
 207
 THOMPSON W.G.
 656
 THORNHILL D.E.
 164
 THURBER K.J.
 1442
 TISON P.L.
 1443
 TIUTIN A.A.
 1444
 TO K.
 1445
 TOKUNAGA M.
 1446
 TOMLINSON J.E.
 1094
 TONIK A.H.
 1356
 TOOME J.O.
 1236

TRACEY J.H.
 315, 670, 671, 844, 1349, 1350,
 1447
 TREBLE D.P.
 1448
 TRENT H.M.
 47, 48
 TRIEWASSER S.
 1449
 TRIER P.F.
 1450
 TSIANG S.H.
 1451
 TSUKAMOTO Y.
 841
 TUBBS S.
 327, 328
 TULLOSS R.F.
 1518
 TUNIS C.J.
 505
 TURNBULL A.R.
 1452
 TURNER J.
 874
 TUTTIE W.T.
 1453
 TYLASKA T.T.
 1454
 TYRRILL A.
 1128
 TYUGU E.H.
 1455
 UHLIK K.J.
 1456, 1457
 ULRICH E.G.
 1300, 1458, 1459, 1460, 1461,
 1462, 1463
 ULWICH J.W.
 124, 125, 1464, 1465, 1466
 ULRICH W.
 1461
 ULKINSON R.W.
 1467
 UNGER B.A.
 654
 URBAN S.J.
 1468, 1469
 VANBEEK H.W.
 1470
 VANCLEMPUT W.M.
 906, 907, 1471, 1473

VANLIER M.C.
 1472
 VANNAARDEN P.
 84
 VANOVERSTKRAFTEN F.
 1473
 VARIAN H.
 1474
 VARTANIAN M.M.
 1475
 VASSEUR J.P.
 1476, 1477
 VERBIST J.
 1473
 VERMA J.P.
 1478
 VILLANTE F.J.
 138
 VINCENTI-CAMPFLOUK J.J.
 1479, 1480
 VINCHON C.
 517
 VISHNUBHUTLA S.P.
 1481, 1482, 1483
 VLACK D.
 1484
 VLIETSTRA J.
 1485
 VOGELSBURG K.E.
 541, 736, 1486, 1487
 VOLKMAN W.J.
 739
 WADA K.
 841, 1065
 WAGNER L.G.
 420
 WALES R.D.
 539
 WALKER G.A.
 1498
 WALKER G.S.
 1489
 WALKER K.
 798, 1493
 WALL P.A.
 45, 1491
 WALMSLEY M.B.
 1536
 WALSH W.J.
 838, 839, 936, 937, 938
 WANG A.C.
 342, 1492

WANG P.T.
 1493
 WANG Y.Y.
 1494
 WARBUNION C.R.
 28, 1495, 1496
 WARSHAWSKY E.H.
 1497
 WATANABE H.
 1398
 WATANABE A.
 819
 WATANABE T.
 711, 712, 770
 WATERLOT B.
 888, 1268
 WATERS M.C.
 896, 1498
 WATERS R.H.
 1499
 WATKINS R.V.
 1382
 WAXMAN F.
 927, 1533
 WEAVER J.A.
 1501
 WEBER R.E.
 585
 WEINBERG L.
 204, 1502
 WEINBERGER A.
 888, 912, 1503, 1504, 1505
 WEINLING W.N.
 1506, 1507, 1508, 1509
 WEINGARTEN R.A.
 1393, 1397
 WEISS C.D.
 377, 378, 379, 380, 1080, 1510
 WEISSMAN J.
 1511, 1512, 1513
 WEST B.G.
 158
 WEST L.E.
 453, 454, 455, 456, 1514
 WHINSTON A.H.
 566
 WHITE I.J.
 1042
 WHITLEY E.H.
 477, 505
 WHITNEY G.F.
 1515, 1516, 1517, 1518
 WICKLAND C.F.
 256
 WIELINGA R.F.
 1485
 WILBER D.A.
 1519, 1553, 1554
 WILBER J.A.
 1520
 WILBER-HARRELL D.A.
 1555
 WILCOX P.
 1521
 WILD J.C.
 949
 WILKENS E.J.
 1522
 WILLIAMS D.
 394
 WILLIAMS H.P.
 1524
 WILLIAMS I.S.
 1525
 WILLIAMS L.R.
 1463
 WILLIAMS M.J.Y.
 1523
 WILLIAMS P.
 94
 WILLIAMS R.
 1526
 WILLIAMS T.D.
 1527
 WILNER B.
 1286
 WILSON R.P.
 1528
 WILSON T.I.
 385
 WILTS J.M.
 754
 WING O.
 449, 450, 1529, 1539
 WISE D.J.
 1530
 WISEMAN N.E.
 262, 1531, 1532
 WITTIE L.
 1533
 WOLFENDALE F.
 1534
 WOLFF A.
 504
 WICKOFF P.A.
 595, 1062, 1254, 1255, 1256,
 1257, 1258
 WOO D.
 1235
 WOO LIN
 1535
 WOOD D.E.
 875
 WOOD J.
 1536
 WRIGHT A.I.
 785
 WULMS H.F.J.
 1054
 WUTHRICH C.
 1537
 YAEGER T.B.
 1538
 YAGED H.
 1083
 YANG S.C.
 496, 497, 498, 1543
 YANG Y.Y.
 1539
 YAU S.S.
 257, 747, 855, 1343, 1540, 1541,
 1542, 1543
 YEH K.
 1017
 YEN Y.T.
 1544, 1545
 YETTER I.H.
 1546
 YOSHIDA K.
 1547, 1548, 1549
 YOUNG H.W.
 198
 YOUNG S.
 1550
 YOUNG S.P.
 1278, 1279, 1474, 1551, 1552
 ZANE R.
 1519, 1553, 1554, 1555
 ZAPPULA T.B.
 866
 ZEH D.B.
 1556
 ZELL C.C.
 1557
 ZELLINGER S.H.
 1558, 1559
 ZISSOS D.
 393, 1560
 ZOBNIW L.N.
 1092
 ZOHM M.
 382
 ZUCKER J.S.
 1561
 ZUCKER M.S.
 1562, 1563
 ZUMBRO P.F.
 1564
 ZURCHER I.B.
 1565

1. ABBREVIATIONS USED
 ACM : ASSOCIATION FOR COMPUTING MACHINERY
 AFIPS : AMERICAN FEDERATION OF INFORMATION PROCESSING SOCIETIES
 AIEE : AMERICAN INSTITUTE OF ELECTRICAL ENGINEERS
 BIT : BERKELEY TIDSRIFT FOR INFORMATION HANDLING
 PSI : PULL SYSTEM TECHNICAL JOURNAL
 CACM : COMMUNICATIONS OF THE ACM
 CACA : COMPUTER-AIDED CIRCUIT ANALYSIS
 CAD : COMPUTER-AIDED DESIGN
 CESTI : CLEARINGHOUSE FOR SCIENTIFIC AND TECHNICAL INFORMATION
 CIPS : CANADIAN INFORMATION PROCESSING SOCIETY
 CCNE : CONFERENCE
 CCNY : CONVENTION
 CSUR : COMPUTING SURVEYS (ACM)
 DAW : DESIGN AUTOMATION WORKSHOP (IEEE-ACM-SHARE)
 DEPT : DEPARTMENT
 EACC : EASTERN JOINT COMPUTER CONFERENCE
 FACC : FALL JOINT COMPUTER CONFERENCE
 IAG : IEEP ADMINISTRATIVE DATA PROCESSING GROUP
 IEEP STUP : INTERNATIONAL ELECTRONIC CIRCUIT PACKAGING SYMPOSIUM
 IEF : INSTITUTE OF ELECTRICAL ENGINEERS (LONDON)
 IIEP : INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS
 IIEPS : INTERNATIONAL FEDERATION OF INFORMATION PROCESSING SOCIETIES
 INT : INTERNATIONAL
 INTERCON : IEEE INTERNATIONAL CONVENTION
 IESCC : INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE
 JACM : JOURNAL OF THE ACM
 JSIAM : JOURNAL OF THE SIAM
 NAT : NATIONAL
 NEC : NATIONAL ELECTRONICS CONFERENCE
 NC : NUMBER
 NELPCON : NATIONAL ELECTRONICS PACKAGING AND PRODUCTION CONFERENCE
 NEREN : NORTHEAST ELECTRONICS RESEARCH AND ENGINEERING MEETING
 MIT : MASSACHUSETTS INSTITUTE OF TECHNOLOGY
 PRCC : PROCEEDINGS
 SIAM : SOCIETY FOR INDUSTRIAL AND APPLIED MATHEMATICS
 SUCC : SPRING JOINT COMPUTER CONFERENCE
 P : PAGE(S)
 REPT : REPORT
 SYMP : SYMPOSIUM
 TRANS : TRANSACTIONS
 UNIV : UNIVERSITY
 VOL : VOLUME
 WESCON : WESTERN ELECTRONICS SHOW AND CONVENTION
 WJCC : WESTERN JOINT COMPUTER CONFERENCE
2. AARONSON, D.A. & KINNAMAN, C.J.
 ACCLAIM - A COMPUTER AIDED DESIGN SYSTEM
 COMPUTER DESIGN, VOL 7, NO 5, P 64-71, MAY 1966
3. AARONSON, D.A. & KINNAMAN, C.J.
 PRODUCTION OF LARGE AND VARIABLE SIZE LOGIC BLOCK DIAGRAMS ON A
 HIGH SPEED DIGITAL COMPUTER
 AIEE FALL GENERAL MEETING, 1961, PAPER CP61-1116
4. AARONSON, D.A. & KINNAMAN, C.J.
 COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS
 3RD ANNUAL INTEGRATED CIRCUITS SEMINAR, P 5-16, FEB 1966
5. ABEL, I.C.
 ON THE ORDERING OF CONNECTIONS FOR AUTOMATIC WIRE ROUTING
 UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE,
 COORD. SCIENCE LAB (CSL) REPT R-537, NOV 1971
6. ABEL, I.C.
 ON THE AUTOMATED LAYOUT OF MULTI-LAYER PLANEK WIRING OF
 MULTI-LAYER PLANAR WIRING AND A RELATED GRAPH COLORING PROBLEM.
 UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE,
 PHD THESIS, COORD. SCIENCE LAB (CSL) REPT R-546, JAN 1972
7. ABEL, I.C.
 ON THE ORDERING OF CONNECTIONS FOR AUTOMATIC WIRE ROUTING
 IEEE TRANS ON COMPUTERS, VOL C-21, NO 11, P 1227-1233, NOV 1972
 ALSO: IEEF COMPUTER GROUP REPOSITORY, P72-39
8. ABEL, I.C.
 ON THE ORDERING OF CONNECTIONS FOR AUTOMATIC WIRE ROUTING
 IEEE TRANS ON COMPUTERS, VOL C-21, NO 11, P 1227-1233, NOV 1972
 ALSO: IEEF COMPUTER GROUP REPOSITORY, P72-39
9. ALSHED, H.O. & JAIN, G.C. & ANOLES, A.J.
 NEW DIMENSIONS IN AUTOMATIC LOGIC TESTING AND DIAGNOSTICS
 PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 112-118,
 IEE CONF PUBL NO 86
10. AGRAWAL, V.D. & AGRAWAL, P.
 AN AUTOMATIC TEST GENERATION SYSTEM FOR ILLIAC IV LOGIC BOARDS.
 IEEE TRANS ON COMPUTERS, VOL C-21, NO 9, P 1015-1017, SEPT 1972.
 ALSO: IEEF COMPUTER GROUP REPOSITORY #72-61, 12 PP
11. ABRENS, M
 COMPUTER DESIGN OF MICROELECTRONIC CIRCUITS
 ELECTRONIC DESIGN, VOL 13, NC 1, P 26-29, JAN 4, 1965
12. AKERS, G.H.
 UNIVERSAL TEST SETS FOR LOGIC NETWORKS
 PROC 13TH ANNUAL SYMP ON SWITCHING AND AUTOMATA THEORY,
 UNIV OF MARYLAND, OCT 1972, P 177-184
13. AKERS, G.H.
 ON A THEORY OF BCCLEAN FUNCTIONS
14. AKERS, G.H. & SEEMAN, D.M. & PIACK, E.J.
 ACCLAIM - A COMPUTER AIDED DESIGN SYSTEM
 PROC 5TH DAV, WASHINGTON, JULY 1968, P 22.1-22.11
15. AKERS, G.H. & SEEMAN, D.M. & PIACK, E.J.

- JSTAN, VOL 7, NO 4, DEC 1959, P 487-498
- AKERS, S.P.
A DIAGNOSTIC APPROACH TO MULTILEVEL LOGIC SYNTHESIS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL 14, NO 2, P 174-180
APRIL 1965
- AKERS, S.P.
SOME PROBLEMS AND TECHNIQUES OF AUTOMATIC WIRE LAYOUT
DIGEST 1ST ANNUAL IEEE COMPUTER CONF, SEP 1967, P 135-136
- AKERS, S.P.
A MODIFICATION OF IEEE'S PATH CONNECTION ALGORITHM
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, FEB 1967, P 97-98
- AKERS, S.P.
ROUTING
FREUDER, A.A. : DESIGN AUTOMATION OF DIGITAL SYSTEMS, PRENTICE HALL,
1972 (Ch 6)
- AKERS, S.P., GEYER, J.V. & KEBERTS, D.L.
IC MASK LAYOUT WITH A SINGLE CONDUCTOR LAYER.
PROC 7-TH DAW, SAN FRANCISCO, JUNE 1970, P 7-16
- AKERS, S.P. & HADLOCK, F.O.
GRAPH THEORY MODELS OF ELECTRICAL NETWORKS AND THEIR
MINIMUM CROSS-OVER LAYOUTS
CONF ON GRAPH THEORY AND COMPUTING, KINGSTON, JAMAICA, JAN 1969
- ALAIMO, C.
A GRAPHICS AIDED DRAFTING SYSTEM (GRAD)
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 4.1-4.23
- ALBERT, D.J.
CONCEPT COMMUNICATIONS WITH DESIGN AUTOMATION SYSTEMS
PROC 8TH DAW, DALLAS, JUNE 1972, P 11-14
- ALLIA, G. & DI GIACOMO, V. & FROSINI, G. & MAESTRINI, P.
TRACCIAMENTO AUTOMATICO DI CIRCUITI STAMPATI SECONDO UNO
SCHEMA PREDETERMINATO
INTERNAL REPT 872-7, CCNSIGLIC NAZIONALE DELLE RICERCHE,
ISTITUTO DI FLECCRAZIONE DELL'INFORMAZIONE, PISA, ITALY, 1972
- ALLIA, G. & FROSINI, G. & MAESIRINI, P.
AUTOMATED MODULE PLACEMENT AND WIRE ROUTING ACCORDING TO A
STRUCTURED PLANAR SCHEME IN PRINTED BOARDS
COMPUTER AIDED DESIGN, VOL 5, NO 3, P 152-159, JULY 1973
- ALLEN, P.D.
A LOGIC DESIGN ALGORITHM FOR LARGE-SCALE INTEGRATION ARRAYS
PHD THESIS, UCLA, 1972, 212P; DISS ABSTRACTS, VOL 33, NO 10,
P47578UNIV MICROFILMS NC 73-10405; SUP: A.V. AVIZIENIS.
26. ALLEN, C.M. & GIVCNE, D.D. & SNFLSINE, R.W.
A SYNTAX DIRECTED LOGIC SIMULATOR
PROC 5TH DAW, WASHINGTON, JULY 1968, PIR.1-18.15
27. ALONSO, R.L. & HOWIE, H.H. & PENNYPACKER, J.G. & AL
ON LINE LOGICAL SIMULATION (OLLS)
CFSTI REPT N68-28711, MAY 1968, 148 PP
28. ALTMAN, G.W. & DE CAMPO, L.A. & WARDURTON, C.K.
AUTOMATION OF COMPUTER PANEL WIRING
TRANS AIEE, VOL 78, Pt 1, P 118-125, MAY 1960
29. AMAR, V. & CONDUMARI, N.
DIAGNOSIS OF LARGE COMBINATIONAL NETWORKS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 675-680, OCT 1967
30. ANCFAU, F. & LIDDELL, P.
LANGUAGE CASSANDRE USED FOR SIMULATION AND SYNTHESIS APPLICATIONS
(IN FRENCH)
PRESENTED AT THE CNES INTERNAT. COLLOQUIUM ON COMPUTERS ABOARD
ROCKETS AND SATELLITES, PARIS, DEC 1968, 12PP
31. ANCFAU, F., LIDDELL, P., MERMET, J. & PAVAN, C.
CASSANDRE : A LANGUAGE TO DESCRIBE DIGITAL SYSTEMS, APPLICATION
TO LOGIC DESIGN
SOFTWARE ENGINEERING, J. TGU, ACADEMIC PRESS, 1970, P.79-2.4
PRGC COLNS III, MIAMI, 1969 (THIRD INT SYM ON COMPUTER AND
INFORMATION SCIENCE)
32. ANDERSON, K.H.
A SELECTIVE BIBLIOGRAPHY OF COMPUTER GRAPHICS
RAND REPT P-4629, 1971
33. ANNONI, S. & GIULIETTI, L. & SACCONI, G.
GRIPS - AN INTERACTIVE SYSTEM FOR INTEGRATED CIRCUIT MASK LAYOUT
PROC CN-LINE 72, OXBRIDGE, ENGLAND, SEPT 1972, P 819-840
34. ARAMAKI, I.
DESIGN CHECKOUT OF LOGIC NETWORKS
IEEE COMPUTER GROUP REPOSITORY, NO 71-14, 37 PP, 1971
35. ARAMAKI, I. & KAWAHATA, T. & ARINOTO, A.
AUTOMATION OF ETCHING-PATERN LAYOUT
CACM, VOL 14, NO 11, P 720-730, NOVEMBER 1971
36. ARMSTRONG, D.B.
ON FINDING A NEARLY MINIMAL SET OF FAULT DETECTION TESTS FOR
COMBINATIONAL LOGIC NETS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-15, P 66-73, FEB 1966
37. ARMSTRONG, D.B.
APPARATUS AND METHOD FOR SIMULATING LOGIC FAULTS
USA PATENT 3702011, MAY 1970

38. ARMSTRONG, D.E.
A DEDUCTIVE METHOD FOR SIMULATING FAULTS IN LOGIC CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 5, P 464-471, MAY 1972.
ALSO: IEEE COMPUTER GROUP REPOSITORY, R71-125, 37P
39. ARSIEFUNG, D.J. & FRIEDMAN, A.D. & MENON, P.R.
DESIGN OF ASYNCHRONOUS CIRCUITS ASSUMING UNBOUNDED GATE DELAYS
IEEE COMPUTERS GROUP REPOSITORY, R 68-75, 53 PP, 1968
40. ARNDT, F.A. & DIETMEYER, D.L.
EDLSIM - A DIGITAL DESIGN LANGUAGE.
PROC REC, DEC 1970, P 116-118.
41. ASHMINAZI, A.H.
FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL MACHINES
PHD THESIS, COLUMBIA UNIV, NY, 1970
42. ASHMINAZI, A.H.
FAULT DETECTION EXPERIMENTS FOR ASYNCHRONOUS SEQUENTIAL MACHINES
RECORD 11TH ANNUAL SYMP ON SWITCHING AND AUTOMATA THEORY,
SANTA MONICA, OCT 1970, P 88-96
43. ASIJA, S.P.
INSTANT LOGIC CONVERSION
IEEE SPLICER, VOL 5, NO 12, P 77-80, DEC 1968
44. ATIVAR, J.
THE USE OF GRAPHIC DISPLAYS AS AN AID TO IC MASK GENERATION.
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 1-10,
IEEE CONF PUBL NO 51
45. ATIVAR, J. & WALL, P.K.
PRACTICAL LAYOUT OF PRINTED CIRCUIT BOARDS USING INTERACTIVE
GRAPHICS.
IN: PARSLAW & GREEN, ADVANCED COMPUTER GRAPHICS, 1970, P301-312
46. AUSLANDER, L. & PANTER, S.V.
ON IMPROVING GRAPHS IN THE SPHERE.
JOURNAL OF MATH. AND MECH. VOL 10, NO3, 1961, P 517-523.
47. AUSLANDER, L. & TRENT, H.M.
ON THE TOPOLOGY OF PRINTED CIRCUITS
IEEE TRANS ON CIRCUIT THEORY, VOL CT-6 NO 4, P 380-391, DEC 1959
48. AUSLANDER, L. & TRENT, H.M.
ON THE REALIZATION OF A LINEAR GRAPH GIVEN ITS ALGEBRAIC
SPECIFICATION
J. ACCUST. SOC. AM., 1961, VOL 33, P 1183-1192.
49. AUSTIN, B.J.
A TECHNIQUE OF COMPUTER ASSISTED LOGICAL DESIGN
IEEE COMPUTERS GROUP REPOSITORY, R 68-107, 18 PP, 1968
50. AUSTIN, B.J.
USE OF A MACROPROCESSOR IN LOGICAL DESIGN
IEEE TRANS ON COMPUTERS, VOL C-19, P 1085-1089, NOV 1970
51. AVIZIENIS, A.
DESIGN OF FAULT TOLERANT COMPUTERS
PROC PJCC 1967, P 733-743.
52. AVIZIENIS, A.
DIGITAL FAULT DIAGNOSIS BY LOWCOST ARITHMETICAL CODING TECHNIQUES
CALIF INST OF TECH, JET PROPULSION LAB, RPT JPL-7A-32-1476,
AUG 1970, 15 P; NTRS N70-35 664
53. AVIZIENIS, A.
FAULT TOLERANT COMPUTING : AN OVERVIEW
IEEE COMPUTER, VOL 4, NO 1, P 5-8, 1971
54. BADER, W.
DAS TOPOLOGISCHE PROBLEM DER GEDRUCKTEN SCHALTUNG UND SEINE
LÖSUNG (GERMAN) - THE TOPOLOGICAL PROBLEM OF PRINTED CIRCUITS AND
ITS SOLUTION
ARCHIV FÜR ELEKTROTECHNIK, VOL 49, P 2-12, 1964
55. BAFCKFR, E.W.
PLANAR REPRESENTATIONS OF COMPLEX GRAPHS
MIT, LINCOLN LABS, TECH NOTE 1967-1, FEB 1967
56. BAKER, H. & JENNINGS, R. & STEVENS, D.K.
A SYSTEM FOR PRODUCING GENERAL ENGINEERING DRAWINGS BY
COMPUTER AND ITS ON-LINE DEVELOPMENT
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 352-359,
IEEE CONF PUBL NO 51
57. BALDUCCI, F.G. & DAVIS, W.B. & PERSFELS, C.G.
AUTOMATED LOGIC IMPLEMENTATION
PROC 2JRD ACM NAT CONF, P 223-240, 1968
58. BALDWIN, G.L. ET AL
DESIGN AUTOMATION - A LOOK AT THE FUTURE
AIEE TRANS ON COMMUNICATIONS AND ELECTRONICS, VOL 81, NO 04,
P 510-512, JAN 1963 (AIEE PAPER 62-1205)
59. BALHAKKI, D.M. & DORF, F.
THE PREPARATION OF WIRING TABLES AND SCHEDULES BY COMPUTER
PROC 1966 BRITISH JOINT COMPUTER CONF, P 156-171
60. BALL, M. & HARDIE, F.
EFFECTS AND DETECTION OF INTERMITTENT FAILURES IN DIGITAL SYSTEMS
PROC PJCC 1969, P 329-335
61. BANLS, A.V.
ERROR FREE VLSI DESIGN SYSTEM
PROC 9TH DAW, DALLAS, JUNE 1972, P 29-33

62. BANKS, W.L.
THE CALPISO-SYSTEM - COMPUTER-AIDED LAYOUT OF PRECISION MICROC-ELECTRONICS.
IEEE COMPUTER GROUP REPOSITORY R72-10 , 40P, 1972
63. BARAY, M.H.
A LANGUAGE FOR AUTOMATED LOGIC DESIGN
PHD THESIS, UNIV OF CALIFORNIA, BERKELEY, 1970, 125 PP ;
DISS ABSTR, VOL 31, NO 10, P 5920B ; UNIV MICROFILMS, NO 71-9760
64. BARAY, M.H. & SU, S.Y.
A DIGITAL SYSTEM MODELLING PHILOSOPHY AND DESIGN LANGUAGE
PROC 9TH DAW, ATLANTIC CITY, JUNE 1971, P 1-22
65. BARAY, M.H. & SU, S.Y. & CAMPBERRY, R.L.
THE STRUCTURE AND OPERATION OF A DESIGN LANGUAGE COMPATIBLE SIMULATOR
PROC 9TH DAW, ATLANTIC CITY, JUNE 1971, P 23-24
66. BARAY, M.H. & SU, Y.H.
A LANGUAGE FOR LOGIC DESIGN AUTOMATION OF DIGITAL SYSTEMS
PART I : MODEL AND SYNTAX OF THE LANGUAGE
IEEE COMPUTER GROUP REPOSITORY, R 70-212, 56 PP, 1970
67. BARBACCIA, N. & BELL, C.G. & NEWELL, A.
ISP: A LANGUAGE TO DESCRIBE INSTRUCTION SETS AND OTHER REGISTER TRANSFER SYSTEMS.
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 219-222.
68. BARBACCI, N.R.
A COMPARISON OF REGISTER TRANSFER LANGUAGES FOR DESCRIBING COMPUTERS AND DIGITAL SYSTEMS
REPT, DEPT OF COMPUTER SCIENCE, CARNEGIE MELLON UNIV, MARCH 1973
69. BARKER, W.B.
AN INTERACTIVE GRAPHICAL LOGIC DESIGN SIMULATION SYSTEM
PROC 9TH DAW, ATLANTIC CITY, JUNE 1971, P 299-303
70. BARKOCY, A.N.
DESIGNING APPLICATION VERSATILITY INTO A SOFTWARE PACKAGE FOR NUMERICALLY CONTROLLED DRAFTING MACHINES
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 12.1-12.4
71. BARLOW
SIMULATION AS A DESIGN TOOL
PROC DESIGN AUTOMATION SEMINAR, MESA SCIENTIFIC CORP, INGLENWOOD, CALIFORNIA, MAY 1966, P 164-192
72. BARNARD, D.F. & HOLLMAN, D.F.
THE USE OF KERN'S DECOMPOSITION ALGORITHM IN MULTI-LEVEL DESIGN CIRCUITS
COMPUTER JOURNAL, VOL 11, NO 3, P 269-276, NOV 1968
73. BARNLEY, G.C. & HAMBURY, J.M. & CHOW, S.P.S.
DIAGNOSTIC ROUTINES FOR A HYBRID COMPUTER
COMPUTER BULLETIN, VOL 13, NO 6, P 178-183, JUNE 1969
74. BARTON, N. & MCGUIRE, K.K.
SYSTEM/360 MODEL 85 MICRODIAGNOSTICS
PROC SJCC, 1970, P 191-197
75. BARTREE, T.C.
THE AUTOMATIC DESIGN OF LOGICAL NETWORKS
PRCC WJCC, MARCH 1959, P 103-107
76. BASDEN, A. & NICHOLS, K.G.
NEW TOPOLOGICAL METHOD FOR LAYING OUT PRINTED CIRCUITS
PROC IEE, VOL 120, NO 3, P 325-328, MARCH 1973
77. BASHKOV, T.S. & PPIETS, J. & KARSON, A.A.
A PROGRAMMING SYSTEM FOR DETECTION AND DIAGNOSIS OF MACHINE MALFUNCTIONS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-12, PIC-17, 1963
78. BASSETT, J.C. & KIME, C.R.
IMPROVED PROCEDURES FOR DETERMINING DIAGNOSTIC RESOLUTIONS.
IEEE TRANS ON COMPUTERS, VOL C-21, NO 4, P 385-388, APRIL 1972.
ALSO: IEEE COMPUTER GROUP REPOSITORY, K71-118, 17P
79. BASTIN, D. & GARARD, F. & MAULT, J.C.
THE SIMULATION OF LOGIC CIRCUITS WITH AN APL SYSTEM (IN FRENCH)
REVUE TECHNIQUE THOMSON - CSF, VOL 4, NO 3, P 591-611, SEPT 1972
80. BASTIN, D.A. & GILARD, F.M. & MAULT, J.C.L.
A SET OF INEFFECTIVE APL PROGRAMS FOR FAULT DETECTION AND LOCATION IN DIGITAL CIRCUITS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, JUNE 1972, P 47-52
81. BAUER, H. & GROTZ, G.A.
METHOD OF FAULT LOCATION IN LOGIC NETWORKS
IEEE COMPUTER GROUP REPOSITORY, R72-145, 4 P, 1972
82. BAUM, J.D.
PRINTED CIRCUIT NETWORK CHECKER.
PROC 5TH DAW, WASHINGTON, JULY 1968, P 10.1-10.18
83. BAYFIELD, M.A. & BROCKF, D.F.
BRIGHTPAD - A COMPUTER BASED DRAFTING AND NC SYSTEM
PROC ONLINF 72, VOL 1, UXBIDGE, UK, SEPT 1972, P 683-692
84. BEALL, W.H. & BROWN, H.E.
COMPUTER AIDED DIAGNOSIS OF FAULTS IN DIGITAL NETWORKS
NFERM (1970), P 52-53.
85. BEAFUSSELLY, C.W.
COMPUTER AIDS FOR IC DESIGN, APPROX AND MASK GENERATION

IEEE SPECTRUM, VOL 8, NO 9, P 63-79, SEP 1971

86. BEARNSON, L.W.
DESIGN OF MINIMUM FAULT TEST SCHEDULES AND TESTABLE REALISATIONS FOR COMBINATIONAL LOGIC CIRCUITS
PHD THESIS, AUBURN UNIV, 1970, 149 P; DISS ABSTR, VOL 31, NO 6, P 3366H; UNIV MICROFILMS NO 70-22627; SUP: C.C.CARROLL.

87. BEARNSON, L.W. & CARROLL, C.C.
DESIGN OF MINIMUM FAULT TEST SCHEDULES AND TESTABLE REALIZATIONS FOR COMBINATIONAL LOGIC CIRCUITS.
AUBURN UNIV, TECH REPT AU-T-8, MAY 1970.

88. BEARNSON, L.W. & CARROLL, C.C.
ON THE DESIGN OF MINIMUM LENGTH FAULT TESTS FOR COMBINATIONAL CIRCUITS.
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1353-1356, NOV 1971.

89. BEARNSON, L.W. & CARROLL, C.C.
ON THE DESIGN OF MINIMUM LENGTH FAULT TESTS FOR COMBINATIONAL CIRCUITS.
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971 P 1-4

90. BECKENWEYER, R.L.
INTERACTIVE GRAPHIC CONSOLES - ENVIRONMENT AND SOFTWARE
PROC FCCC 1970, P 315-323

91. BEDPOSTIAN, S.D.
TOPOLOGICAL GUIDES TO INTEGRATED IC CIRCUIT DESIGN.
LECTURE NOTH MIDWEST SYMP ON CIRCUIT THEORY, PURDUE UNIV, 1967, SESSION VI.1, 12 PP

92. BEELITZ, R.P. & LINHART, R.J. & MULLER, H.S. & SIDMAN, R.D.
PARTITIONING FOR LARGE SCALE INTEGRATION
PROC ISSCC PHILADELPHIA, FEB 1967, P 50-51

93. BEER, H. & NIJSS, G.
AUTOMATISCHE GENERATIE VAN MASKERS VOOR GEINTEGREERDE SCHAKELINGEN MET BEHOEF VAN EEN DIGITALE COMPUTER (DUTCH) (AUTOMATIC GENERATION OF INTEGRATED CIRCUIT MASKS USING A DIGITAL COMPUTER).
DIPL ING THESIS, CATHOLIC UNIV OF LOUVAIN, DEPT OF ELECTRICAL ENGINEERING, 1971

94. BELL, C.G. & GRASON, J. & MEGA, S. & VANMAARDEN, R. & WILLIAMS, P.
THE DESIGN, DESCRIPTION AND USE OF DEC REGISTER TRANSFER MODULES IRELAND COMPUTER GROUP REPOSITORY, R71-95, 1971, 17P

95. BELL, C.G. & GRASON, J. & STEWICKER, D.P.
REGISTER TRANSFER MODULES.
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P J05-J08

96. BELL, C.G. & KNUDSEN, N. & SIEMICKI, D.L.
PMS - A NOTATION TO DESCRIBE COMPUTER STRUCTURES.
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 227-230.

97. BELL, C.G. & NEWELL, A.
THE PMS AND ISP DESCRIPTIVE SYSTEMS FOR COMPUTER STRUCTURES
PROC SJCC, 1970, P 351-374

98. BELL, C.G. & NEWELL, A.
COMPUTER STRUCTURES.
MCGRAW HILL, 1970, 668PP

99. BELLCKRE, N. & NEMHAUSER, G.L.
THE TRAVELLING SALESMAN PROBLEM : A SURVEY
OPER RES, VOL 16, P 538-558, 1968

100. BELT, J.F.
A HEURISTIC SEARCH APPROACH TO TEST SEQUENCE GENERATION FOR AIPL DESCRIBED SYNCHRONOUS SECURITIAL CIRCUITS
UNIV OF ARIZONA, PHD THESIS, 1973, 208 P; SUP: F.J.HELL;
DISS ABSTR, VOL 34, NO 3, P1102R; UNIV MICROFILMS NO 73-20626

101. BENJICSON, A.H.
ACHIEVING FAULT TOLERANCE THROUGH INHERENT REDUNDANCY TECHNIQUES IN SMALL MICROPROGRAMMED COMPUTERS
PHD THESIS, PURDUE UNIV, 1972, 228 P; DISS ABSTR, VOL 33, NO 6, P 4273H; UNIV MICROFILMS NO 73-5387; SUP: F.W.VANLE

102. BENING, L.C.
ACCURATE SIMULATION OF HIGH SPEED COMPUTER LOGIC
PROC 6TH IAS, MIAMI BEACH, JUNE 1969, P 163-112

103. BENING, L.C.
ACCURATE SIMULATION OF HIGH SPEED COMPUTER LOGIC
IEEE COMPUTED GROUP REPOSITORY, R 69-101, 18 PP, 1969

104. BENING, L.C.
APPLICATION OF A LOGIC FAULT ANALYZER TO THE MANUFACTURE AND MAINTENANCE OF THE CDC 7600 COMPUTER
PROC 8TH IAS, ATLANTIC CITY, JUNE 1971, P 231-235

105. BENNETTS, R.G.
A REALISTIC APPROACH TO DETECTION TEST SET GENERATION FOR COMBINATIONAL LOGIC CIRCUITS
COMPUTER JOURNAL, VOL 15, NO 3, P 238-246, AUG 1972

106. BENNETTS, R.G. & LEWIN, D.W.
FAULT DIAGNOSIS OF DIGITAL SYSTEMS - A REVIEW
COMPUTER JOURNAL, VOL 14, NO 2, P 189-206, MAY 1971

107. BENNETTS, R.G. & LEWIN, D.W.
FAULT DIAGNOSIS OF DIGITAL SYSTEMS - A REVIEW
COMPUTER, VOL 4, NO 4, JULY/AUG 1971, P 12-20

- ALSO: IEEE COMPUTER GROUP REPOSITORY, R 70-208, 35 PP
108. PENALTI, K.G. & LEVIN, D.W.
A CONFUITS ALGORITHM FOR STATE-TABLE REDUCTION
PROC EUROCON 71, LAUSANNE, SWITZERLAND, OCT 1971
109. HERIVAST, I.
MULTIPLY INDEXED DATA MANAGEMENT
PROC 6TH DAY, ATLANTIC CITY, JUNE 1971, P 358-366
110. BERTINAST, C. & LIU, C.H. & TAYLOR, M.L.
A GENERAL PURPOSE DESIGN AUTOMATION FILE SYSTEM.
PROC 4-TH DAY, LCS ANGELES, JUNE 1967, P20.1-20.13
111. BERGE, C.
THE THEORY OF GRAPHS AND ITS APPLICATIONS.
JOHN WILEY, 1962
112. BERGE, C.
GRAPHS AND HYPERGRAPHS
NORTH AMERICAN ELSEVIER, 1972, 555P
113. BERGE, C. & GUILIA-HOURI, A.
PROGRAMMING, GAMES AND TRANSPORTATION NETWORKS.
METHUEN/WILEY, NEW YORK, 1965
114. BERMAN, G.
BIBLIOGRAPHY OF GRAPH THEORY
UNIV OF WATERLOO, DEPT OF COMBINATORICS, OCT 1971
115. BERNEI, H.
FUNCTIONAL MICROPROGRAMMING AS A LOGICAL DESIGN AID
IEEE TRANS ON COMPUTERS, VOL C-19, NO 10, P 802-
ALSO : IJFE COMPUTER GROUP REPOSITORY, R 70-60, 18 PP
, OCT 1970
116. BERNSTEIN, S.
ELECTRONIC CIRCUIT ANALYSIS WITH ON-LINE GRAPHS VIA A TIME-SHARING
TERMINAL
PROC 5TH DAY, WASHINGTON, JULY 1968, P8.1-8.13
117. BERSCHACK, J.P.
ANALYTICAL MICROPROGRAMMING BIBLIOGRAPHY
REPT 68-65/1SD-TR-70-204, 73 P, JULY 1970; CFSII AD-709 765
118. BERTOLINO, R. & BUCHARDT, A.A.
LAYING OUT WIRING FOR DESIGN AUTOMATION OF INTEGRATED CIRCUITS
IP4 IFCB DISCLOSURE BULLETIN, VOL 15, NO 6, P 1971-1973, NOV 1972
119. BERTANNO, P. & MICHAEL, G.A.
LANGUAGES FOR GRAPHIC DATA PROCESSING
AUG & MAGLUSON : COMPUTER ORIENTED CIRCUIT DESIGN, (CH 10)
PRENTICE HALL, 1969
120. BESANT, C.H. & HAMLIN, A. & MCLINTOCK, P.M.
THE USE OF COMPUTER AIDED DESIGN TECHNIQUES IN PRINTED CIRCUIT
LAYOUTS
COMPUTER AIDED DESIGN, VOL 5, NO 3, P 147-151, JULY 1973
121. BESANT, C.H. & EAGLES, A.J. & SAUNDERS, P.W.
CADMAC - A FULLY INTERACTIVE COMPUTER-AIDED DESIGN SYSTEM
COMPUTER AIDED DESIGN, VOL 4, NO 2, P 67-70, JANUARY 1972
122. BETANCOUET, R.
DERIVATION OF MINIMUM TEST SETS FOR UNATE LOGICAL CIRCUITS.
IEEE TRANS ON COMPUTERS, VOL C-20, P 1264-1269, 1971.
123. BILLOUSIO, S. & FENBERG, I. & LANGDON, J.L.
PRODUCING INTEGRATED CIRCUITS FROM A CIRCUIT LOGIC INPUT
IBM TECH DISCL BULL, VOL 13, NO 5, P 1084-1089, OCT 1970
124. BITTNER, B. & ULFICH, J.
A METHOD FOR IMPROVING THE LOCATION OF CONNECTING PATHS FOR
CIRCUIT CARD WIRING
IEEE COMPUTE SOCIETY REPOSITORY, R68-128, 1968, 16 P
125. BITTNER, B. & ULFICH, U.
A METHOD FOR IMPROVING THE LOCATION OF CONNECTING PATHS
FOR CIRCUIT CARD WIRING
THOMAS WEDF FOUNDATION, REPT R69-128
126. BLAAUW, G.A.A.
THE USE OF APL IN COMPUTER DESIGN
MATHEMATICAL CENTRE AMSTERDAM, REPT NC25, P 2.1-2.36
127. BLISS, F.W.
COMPUTER-AIDED LOGIC DESIGN
PHD THESIS, CASE WESTERN RESERVE UNIV, 1971, 191 P
DISS ABST, VOL 32, NO 3, P 1498B; UNIV MICROFILMS NO 71-22781
128. BLISS, F.W.
COMPUTER AIDED LOGIC DESIGN
PROC 5TH DAY, DALLAS, JUNE 1972, P 259-263
129. BCGG, G. & GUYOT, A. & LUY, A. & MERMET, J. & PAYAN, C.
CASSANDRE AND THE COMPUTER AIDED LOGICAL SYSTEMS DESIGN
PROC IFIP 71, P 1056-1065, AUG 1971
130. BORGSTALH, K.W.
DIGITAL SYSTEM DESIGN AND SIMULATION
PHD THESIS, IOWA STATE UNIV, 1972, 116PP, SUP A.V. PCHM;
DISS ABST, VOL 33, NO 8, P 3643H; UNIV MICROFILMS NO 73-3859.
131. BOSSEN, D.C.
SELF-DIAGNOSABLE DECOMPOSITION OF SEQUENTIAL MACHINES
PHD THESIS, NORTHWESTERN UNIV, 1968, 67 PP; DISS ABST,
VOL 20, NO 7, P 2428U; UNIV MICROFILMS NO 69-1799

132. **BUSSEN, D.C. & HONG, S.J.**
 CAUSE-EFFECT ANALYSIS FOR MULTIPLE FAULT DETECTION IN
 COMBINATIONAL NETWORKS
 DIGEST INT SYMPO ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971
 P 40-43
133. **BUSSEN, D.C. & HONG, S.J.**
 CAUSE-EFFECT ANALYSIS FOR MULTIPLE FAULT DETECTION IN
 COMBINATIONAL NETWORKS
 IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1252-1257, NOV 1971.
134. **BUSSEN, D.C. & OSTAFAC, D.L. & PATEL, A.M.**
 TEST PATTERNS FOR PARITY NETWORKS
 IBM TECH DISCL HULL, VOL 13, NO 10, P 2897-2899, MARCH 1971
135. **BUSWELL, P.R.**
 A DIAGNOSTIC COMPUTER SYSTEM FOR FAULT DIAGNOSIS OF DIGITAL
 CIRCUITS
 PHD THESIS, CASE WESTERN RESERVE UNIV, 1972, 244 PP.
 DISS ABSTR, VOL 33, NO 4, P 1496B ; UNIV MICROFILMS NO 72-26138
136. **BUTTORFF, P.S.**
 TEST DATA GENERATION OF DIAGNOSTIC TEST PROCEDURES
 UNIV OF ILLINOIS, URBANA, COORDINATED SCIENCE LAB, REP R-292,
 MAY 1966
137. **BUTTORFF, P.S. & RASNUSSEN, R.A.**
 A VIEW OF A USER-ORIENTED PRODUCTION TEST DATA GENERATION SYSTEM
 PACC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 90-94
138. **BUTTORFF, P.S. & SCHWASS, M.E. & WILLANTE, F.J.**
 AN AUTOMATIC SYSTEM APPROACH TO THE PROBLEM OF MEMORY CIRCUIT
 TESTING AND FAULT DIAGNOSIS
 PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 95-99
139. **BOUNIGHT, W.J.**
 ON THE GENERATION OF DIAGNOSTIC TEST PROCEDURES
 UNIV OF ILLINOIS, COORDINATED SCIENCE LAB, REPT R-292, MAY 1966
140. **BOURGELOIS, F. & LASALLE, J.C.**
 ALGORITHM FOR THE ASSIGNMENT PROBLEM
 CACH, VOL 14, NO 12, P 805-806, DEC 1971
141. **BOURGELOIS, F. & LASALLE, J.C.**
 AN EXTENSION OF THE HUNGARIAN ALGORITHM FOR THE ASSIGNMENT PROBLEM
 TO RECTANGULAR MATRICES
 CACH, VOL 14, NO 12, P 802-804, DEC 1971
142. **BOURJICIOUS, G. & AL**
 ALGORITHM FOR DETECTION OF FAULTS IN LOGIC CIRCUITS.
 IEEE TRANS ON COMPUTERS, VOL C-20, P 1258-1264, NOV 1971.
143. **BOURJICIOUS, G. & CARRIER, W.C. & SCHNEIDER, P.R.**
 RELIABILITY MODELING TECHNIQUES FOR SELF REPAIRING COMPUTER SYSTEMS
 PROC 24TH ACM NAT CONF, 1969, P 295-309
144. **BOUTE, R.T.**
 ALGORITHMS FOR COMBINATIONAL FAULT EQUIVALENCE USING LIEP
 TECH NOTE 9, DIGITAL SYSTEMS LAB, STANFORD UNIV, 1971.
 ALSO: IEEE COMPUTER GROUP REPOSITORY, R72-202, 28 PP
145. **BOUTE, R.T.**
 FAULTS IN SEQUENTIAL MACHINES: ALGEBRAIC PROPERTIES AND
 DEFINITION METHODS
 PHD THESIS, STANFORD UNIV, DEPT OF EL.ENG., 1973, 105P
 DISS ABSTR, VOL 33, NO 12, P 5818H; UNIV MICROFILMS NO 73-14866.
146. **BOUTE, R.T. & MCCLUSKEY, E.J.**
 FAULT EQUIVALENCE IN SPHERENTIAL MACHINES
 IEEE COMPUTER GROUP REPOSITORY, R 72-203, 65 PP, 1972
147. **BOWDEN, F.G. & LOVITTI, G.J.**
 AUTOMATIC LAYOUT OF PRINTED BOARDS
 ELECTR. COMMUNICATION (ITT), V 47, NO 3, P 287-292, 1972
148. **BOWDON, E.K.**
 DIGITAL NETWORK DESIGN AIDS - AN INTEGRATED APPROACH
 PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 220-229
149. **BOWDON, E.K.**
 AN INTEGRATED APPROACH TO COMPUTER-AIDED DESIGN
 IEEE COMPUTER GROUP REPOSITORY NO R71-4, 1971, 10 PP
150. **BOWDON, E.K.**
 DESIGN AUTOMATION IN NETWORK COMPUTERS
 PROC 9TH DAW, DALLAS, JUNE 1972, P 35C
151. **BOWDON, E.A. & BRUCE, R.A.**
 COMPUTER AIDS FOR DIGITAL NETWORK DESIGN: INTERIM REPORT
 WORKING PAPER NO 4954, COLLINS RADIO CO, SEP 1971, 45 P
152. **BOWERS, J.C. & SLEDGE, S.R.**
 'SCPTIME': A COMPUTER PROGRAM FOR CIRCUIT AND SYSTEM ANALYSIS
 PRENTICE HALL, 1971, 455PP
153. **BOWICK, J.W. ET AL**
 NEW HELP FOR PRINTED CIRCUIT DESIGNERS
 TELEESIS, VOL 1, NO 8, P 249-254, MAY 1970
154. **BOWMAN, R.M. & MCVEY, E.S.**
 A METHOD FOR THE FAST APPROXIMATE SOLUTION OF LARGE PRIME
 IMPLICANT CHAINS
 IEEE TRANS ON COMPUTERS, VOL C-19, NO 2, P 169-173, FEB 1970
155. **BOYCE, A.H.**
 GENERATING DIAGNOSTIC TESTING PROCEDURES OF LOGIC CIRCUITS BY

- DIGITAL COMPUTERS
 MARCONI REVIEW, VOL 33, NO 178, P 246-259, 1970
156. **ROYCE, A.H.**
 COMPUTER GENERATED DIAGNOSING PROCEDURES FOR LOGIC CIRCUITS
 PROC JOINT CONF ON AUTOMATIC TEST SYSTEMS, APRIL 1970, P 333-346,
 IEEE CONF PUBL NO 17
157. **ROYCE, A.H.**
 A STUDY OF DIAGNOSTIC TESTING OF SEQUENTIAL CIRCUITS
 PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 309-314,
 IEEE CONF PUBL NO 86
158. **ROYCE, A.H. & IMMERSON, R.C. & STRINGER, D.V. & WEST, H.G.**
 SIMULATION OF BINARY LOGIC CIRCUITS BY DIGITAL COMPUTERS
 MARCONI REVIEW, VOL 34, NO 181, P 121-142, 1971
159. **BRACCHI, G.**
 COMPUTER AIDED PARTITIONING FOR LSI.
 EUROPE TRIND ASSILCMAR CONF ON CIRCUITS AND SYSTEMS, 1969, P 369-374
160. **BRACCHI, G.**
 ON THE PLANAR DECOMPOSITION OF INTERCONNECTION NETWORKS FOR
 COMPUTER AIDED ELECTRONIC DESIGN.
 PROC 7th ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY,
 PP 513-524, OCTOBER 1970
161. **BRACCHI, G.**
 COMPUTER-ASSISTED IMPLEMENTATION OF AN INTERCONNECTION
 PATTERNS WITH A MINIMUM NUMBER OF LAYERS
 PROC 4th HAWAII INT. CONF ON SYSTEM SCIENCES, HONOLULU
 JANUARY 1971, P 730-732.
162. **BRACCHI, G.**
 ON THE DECOMPOSITION OF SYSTEM PARTITIONS FOR LARGE SCALE INTEGRATION
 IEEE TRANS SYSTEMS, MAN & CYBERNETICS, VOL SMC-1, NO 4, P 325-330,
 OCT 1971
163. **BRACCHI, G. & SOMALVICO, M.**
 AN INTERACTIVE SOFTWARE SYSTEM FOR COMPUTER-AIDED DESIGN :
 AN APPLICATION IC CIRCUIT PROJECT
 CACM, VOL 13, NO 9, P 537-545, SEPT 1970
164. **BRACALITI, J.W. & HAMMER, M. & THORNHILL, D.E.**
 CASE STUDY IN INTERACTIVE GRAPHICS PROGRAMMING : A CIRCUIT DRAWING
 AND EDITING PROGRAM FOR USE WITH A STORAGE TUBE DISPLAY TERMINAL
 PROC JECT MAC, REPT MAC-1R-63, OCTOBER 1969 (NTIS AD 698 830)
165. **HAUSE, R.F.L.**
 STRUCTURE AND REPRESENTATION OF DIGITAL COMPUTER SYSTEMS
 PBL THESES, CASE WESTERN RESERVE UNIV, 1971, 246 P ;
 DISS ANSIS, VOL J2, NO 5, P 2648H ; UNIV MICROFILMS NO 71-22783.
 ALSO: REPT 1114, JENNINGS COMPUTER CENTER, CASE WESTERN RESERVE
166. **BRADSHAW, F.T.**
 SOME STRUCTURAL IDEAS FOR COMPUTER SYSTEMS.
 DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 153-186.
167. **BRANIN, F.H.**
 COMPUTER METHODS OF NETWORK ANALYSIS.
 IEEE INT CONN RECORD N.Y. 1967, PART 5, P 45-63.
168. **BRANIN, F.H. JR**
 COMPUTER METHODS OF NETWORKS ANALYSIS.
 PROC 4-TH DAW, LOS ANGELES, JUNE 1967, P 01-0019
169. **BRANIN, F.H. JR**
 COMPUTER METHODS OF NETWORK ANALYSIS.
 PROC IEEE, VOL 55, PP 1787-1801, NOVEMBER 1967
170. **BRAY, D.V.**
 AUTOMATIC GENERATION OF TEST PROCEDURES FOR SEQUENTIAL NETWORKS
 DIGEST IEEE INT COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 75-76
171. **BRENNAN, P.A. & HITCHCOCK, F.B.**
 ALGORITHM FOR EFFICIENTLY APPROXIMATING DELAY IN PACKAGED
 COMPUTER LOGIC
 IBM TECH DISCLOSURE BULLETIN, VOL 14, NO 3, P 966-962, AUG 1971
172. **BRENNEMAN, A. ET AL**
 TWO INTERCONNECTION TECHNIQUES FOR LARGE-SCALE CIRCUIT INTEGRATION
 IBM JOURNAL OF RESEARCH AND DEVELOPMENT, VOL 11, NO 5,
 P 520-526 ; SEPTEMBER 1967
173. **BRESS, D.L.**
 MASKING, A COMPUTER PROGRAM FOR PREPARING IC MASKS.
 CONF SUK LA MICROELECTRONIQUE AVANCEE, PARIS, 1970, P 449-455
174. **BREUER, M.A.**
 TECHNIQUES FOR THE SIMULATION OF COMPUTER LOGIC
 CACM, VOL 7, NO 7, P 443-446, JULY 1964
175. **BREUER, M.A.**
 THE USE OF MATHEMATICAL PROGRAMMING IN THE IMPLEMENTATION OF
 BOOLEAN SWITCHING FUNCTIONS
 PHD THESIS, UNIV OF CALIFORNIA, BERKELEY, 1964
176. **BREUER, M.A.**
 THE APPLICATION OF INTEGER PROGRAMMING IN DESIGN AUTOMATION
 SHARE DESIGN AUTOMATION WORKSHOP 1966.
177. **BREUER, M.A.**
 THE FORMULATION OF SOME ALLOCATION AND CONNECTION PROBLEMS
 AS INTEGER PROGRAMS.
 NAVAL RESEARCH LOGISTICS QUARTERLY, VOL 13, NO 1, P 83-95, MARCH 1964

178. BREUER, M.A.
GENERAL SURVEY OF DESIGN AUTOMATION OF DIGITAL COMPUTERS.
PROC IEEE, VOL 54, NO 12, PP 1708-1721, DECEMBER 1966
179. BREUER, M.A.
HEURISTIC SWITCHING FUNCTION SIMPLIFICATION
PROC 23rd ACM NAT CONF, P 241-250, 1968
180. BREUER, M.A.
FAULT DETECTION IN A LINEAR CASCADE OF IDENTICAL MACHINES
RECORD 9th ANNUAL SYMPO SWITCHING AND AUTOMATA THEORY, P 235-243,
OCT 1968
181. BREUER, M.A.
HARDWARE FAULT DETECTION
PROC FCC, 1968, P 1502-1503
182. BREUER, M.A.
CIRCUIT PARTITIONING VIA SIMULATIONS, ACTIVITY DIRECTED CIRCUIT
SIMULATION AND BACKWARD SIMULATION
IEEE COMPUTER GROUP REPOSITORY, R 69-44, 55 P, 1969
183. BREUER, M.A.
LOGIC SYNTHESIS
PROC JOINT CONF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN, 1969,
P 146-164
184. BREUER, M.A.
FUNCTIONAL PARTITIONING AND SIMULATION OF DIGITAL CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-19, NO 11, P 1038-1046, NOV 1970
185. BREUER, M.A.
SIMPLIFICATION OF THE COVERING PROBLEM WITH APPLICATION
TO BOOLEAN EXPRESSIONS
JACV, VOL 17, NO 1, P 166-181, JAN 1970
186. BREUER, M.A.
GENERATION OF FAULT DETECTION TESTS FOR SEQUENTIAL CIRCUITS
DIGEST INT SYMPO ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971
P 18-21
187. BREUER, M.A.
A RANDOM AND AN ALGORITHMIC TECHNIQUE FOR FAULT DETECTION TEST
GENERATION FOR SEQUENTIAL CIRCUITS.
IEEE TRANS ON COMPUTERS, VOL C-20, P 1364-1370, NOV 1971.
188. BREUER, M.A.
GENERATION OF FAULT DETECTION TESTS FOR INTERMITTENT FAULTS
IN SEQUENTIAL CIRCUITS
LIFST INT SYMPO ON FAULT TOLERANT COMPUTING, JUNE 1972, P 53-57
189. BREUER, M.A.
GENERATION OF FAULT TESTS FOR LINEAR LOGIC NETWORKS.
180. BREUER, M.A.
RECENT DEVELOPMENTS IN DESIGN AUTOMATION
COMPUFIEK, VOL 5, NO 3, P 23-35, MAY-JUNE 1972
191. BREUER, M.A.
RECENT DEVELOPMENTS IN THE AUTOMATED DESIGN AND ANALYSIS
OF DIGITAL SYSTEMS
PROC IEEE, VOL 60, NO 1, P 12-27, JANUARY 1972
192. BREUER, M.A.
LOGIC SYNTHESIS
M.A. BREUER, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 2),
PRENTICE HALL, 1972
193. BREUER, M.A.
TESTING FOR INTERMITTENT FAULTS IN DIGITAL CIRCUITS.
IEEE TRANS ON COMPUTERS, VOL C-22, NO 3, P 241-246, MARCH 1973.
194. BREUER, M.A. (ED)
DESIGN AUTOMATION OF DIGITAL SYSTEMS : THEORY AND
TECHNIQUES VOLUME 1 : HARDWARE
PRENTICE HALL, ENGLEWOOD CLIFFS, NEW JERSEY, 495 PP, 1972
195. BREUER, M.A. & SU, S.Y.H.
AUTOMATIC TEST GENERATION FOR DIGITAL NETWORKS
PROC 1972 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 98-107
196. BRINSFIELD, J.G.
MASK SHOP INFORMATION SYSTEM
PROC 5th DAW, ATLANTIC CITY, JUNE 1971, P 373-377
197. BROWN, A.
AN ALGEBRAIC APPROACH TO TEST DATA GENERATION
PROC 25th ACM NAT CONF, HOUSTON, AUG 1972, P 352-367
198. BROWN, A. & YOUNG, H.W.
ALGEBRAIC LOGIC NETWORK ANALYSIS, (ALNA) : TOWARD AN ALGEBRAIC
THEORY OF THE ANALYSIS AND TESTING OF DIGITAL NETWORKS
IBM SYSTEMS DEVELOPMENT DIVISION, Poughkeepsie, N.Y.,
REPORT IN 06.1974, JAN 1976
199. BROWN, J.A. & CESA, I.J. & SAWICKI, J.J.
DESIGN AUTOMATION AND THE WMAP SYSTEM.
PROC 5th DAW, 1968, P 19.1-19.30
200. BROWN, J.A.
CHANGE CONTROL IN AUTOMATED DESIGN
PROC 3rd DAW 1966
201. BROWN, R.N.

- A DECADE OF DESIGN AUTOMATION AT HONEYWELL EDP.
HONEYWELL COMPUTER J., VOL 3, NO 1, P 32-45, 1969
202. BROWN, S.S. & PUTNAM, D.F.
THE AUTOMATION OF BACKWIRING DESIGN AND TOPOLOGICAL LAYOUT
AIEP TRANS ON COMM AND ELECTRONICS, VOL 81, P136-139, MAY 1962
203. BRULE, J.D. & JOHNSON, F.A. & ALETSKY, E.J.
DIAGNOSIS OF EQUIPMENT FAILURE
IIE TRANS ON RELIABILITY AND CONTROL, VOL 90C-9, NO 1, P 22-34,
1960
204. BRUNS, J.L. & STEIGLITZ, N. & WEINBERG, L.
A NEW PLANNABILITY TEST BASED ON J-CONNECTIVITY
IIEP TRANS ON CIRCUIT THEORY, VOL CT-17, P 197-206, 1970
205. BUCKLEY, P. & SHOPRAKER, R.
WIRING WITH IMPROVED GRAPHICS
IBM TECH DISCL BULL, VOL 15, NO 8, P 2584-2594, JAN 1973
206. BUDAVAN, F.S.
THREE COMPUTER-AIDED DESIGN PROGRAMS FOR USE BY DRAFTSMEN
AND ENGINEERS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 368-377,
IIE CONF PUBL NO 51
207. BURD, R.C. & RASTINE, T.L. & THOMPSON, R.E.
COMPUTER-AIDED PRECISION GRAPHICS
PRESENTED AT THE NATIONAL CONFERENCE OF THE ASSOCIATION FOR
PRECISION GRAPHICS, JUNE 1969, 23PP, SANDIA CORP, REPT
SC-R-69-1311CESTI PB 187-811
208. BURNETT, G.J.
DESIGN LANGUAGE FOR DIGITAL SYSTEMS
MIT, DEPT OF EL ENG, M.S. THESIS, AUG 1965
209. BURN, R.P.
DIRECT DIGITAL CUSTOMER/VENDOR INTERFACE FOR PRINTED WIRING
BOARD MANUFACTURE
PAOC REPORT, 1969, P 199-207
210. BURN, R.P. & MUGGER, N.J.
A NEW SIMPLIFIED APPROACH TO HIGH DENSITY INTERCONNECTIONS
PAOC REPORT, 1970, P 2.39-2.52
211. BUSTALL, P.M.
TREE-SEARCHING METHODS WITH AN APPLICATION TO A
MACHINE DESIGN PROBLEM
MACHINE INTELLIGENCE 1, N.O.L. COLLINS AND D. MICHIE EDS., 1967
CLIVER AND HOYD, EDINBURGH
212. BUSACKER, P.M. & SAATY, T.L.
FINITE GRAPHS AND NETWORKS.
213. MCGRAW HILL, NEW YORK, 1965
BUTTON, C.H. & GROSSKAMP, H.J. & KENNEY, J.L. & MURPHY, W.R. & SIMEX, H.
PARTS USAGE MAINTENANCE PROGRAM (PUMP)
IBM TECHNICAL REPT 00.746, PUGHKEEPSIE, OCT 1960
214. CAIN, J.T. & MICKLE, M.H. & MCNAMEE, L.P.
COMPILER LEVEL SIMULATION OF EDGE SENSITIVE FLIPFLOPS
PROC SJCC, 1967, P 757-759
215. CAIN, J.T. & MICKLE, M.H. & MCNAMEE, L.P.
SIMULATION OF A DIGITAL SYSTEM USING A COMPILER LEVEL LANGUAGE
RECORD 20TH SWIEFECCO, 1968, P 13D1-13D8
216. CALAHAN, T.A.
COMPUTER AIDED NETWORK DESIGN
MCGRAW HILL 1968.
217. CALHOUN, D.F.
THE PAD RELOCATION TECHNIQUE FOR INTERCONNECTING LSI ARRAYS
OF IMPERFECT YIELD
PROC FUCC 1969, P 99
218. CALHOUN, D.F.
AN INVESTIGATION AND IMPLEMENTATION OF THE PAD RELOCATION
TECHNIQUE FOR INTERCONNECTING LARGE SCALE INTEGRATED SEMICONDUCTOR
CIRCUIT ARRAYS OF IMPERFECT YIELD
PHD THESIS, UCLA, 1970, 362P; DISS ABSTR, VOL 31, NO 4, P 1955B;
UNIV MICROFILMS NC 70-19636; SUP L.P. MCNAMIT
219. CALVIN, E.L. & CASADY, L.C. & EDENHOFER, J.K. & MILLS, R.L.
DESIGN AND ANALYSIS OF ELECTRONIC CIRCUITS.
PROC 4-10 DAW, LCS ANGLELS, JUNE 1967, P 21.1-21.16
220. CAMEPON, S.H.
CONTRIBUTIONS TO A THEORY OF VIRABILITY
IIT RESEARCH INSTITUTE, REPT IITRI-E6170-EM, 92P, JAN 1973
(NTIS AD 754 451)
221. CAMPAGNA, R.
COMPUTER LAYOUT OF DENSE PC BOARDS
ELECTRONICS, VOL 44, MAY 10, 1971, P 76-79
222. CANNON, D.L.
COMPUTER-AIDED INTEGRATED CIRCUIT RELIABILITY ANALYSIS
PHD THESIS, UNIV OF HOUSTON, 1970, 268 PP; DISS ABSTR, VOL 31,
NO 12, P 7286B; UNIV MICROFILMS AC 71-15466
223. CAPOCCIA, F. & FRISIANI, A.L.
AN ALGORITHM FOR THE PLACEMENT OF LSI CIRCUIT ELEMENTS.
ALTA FREQUENZA, VOL 39, NO 2, FEBRUARY 1970, P 109-113.
224. CARNEVALE, P.A.

- SELF DIAGNOSIS OF ELECTRONIC COMPUTERS
IEEE COMPUTER GROUP REPOSITORY, R 70-222, 47 PP, 1970
225. CARRIER, C.
LESSON AUTOMATIQUE DES SCHEMAS (COMPUTER-AIDED DESIGN OF SCHEMAS)
COMPTON ET ELECTRONIQUE, NO 37, P 7-13, APRIL 1972.
226. CARROLL, A.
PRECISION AKTIVOK LANGUAGE.
ASSOCIATION FOR PRECISION GRAPHICS MEETING 1968, JANUARY 1968
227. CARROLL, A. & J.
PRECISION AKTIVOK LANGUAGE
GRAPHIC SCIENCE, NOVEMBER 1970
228. CARROLL, A. & J.
PLACEMENT, ROUTING, ARTWORK GENERATION AND INFORMATION CAPTURE
DIGEST INT IEEE COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 69-70
229. CARROLL, A. & J.
AUTOMATED PLACEMENT, WIRING AND ARTWORK GENERATION.
DIGEST IEEE INTERCON, NEW YORK, MARCH 1972, P 58-59
230. CARROLL, A. & J., KATO, M. & KOGA, Y. & NAEMURA, K.
A METHOD OF DIAGNOSTIC TEST GENERATION
PROC SJCC, 1968, P 221-228
231. CARROLL, A. & J. & PEARSON, D. C.
COMPUTER-AIDED DESIGN OF CONTROLLED IMPEDANCE CIRCUIT BOARDS.
DIGEST IEEE INT CCNV 1971, P 490-491
232. CARROLL, B. D.
A TABULAR METHOD FOR GENERATING TEST SEQUENCES.
PROC 5TH HAWAII CCNF ON SYSTEM SCIENCES, JAN 1972, P 290-292.
233. CARROLL, B. D. & SMITH, F. W.
EFFECTS OF FAULT TOLERANT COMPUTING
ADURAN UNIV, SEPT AU-T-22, 46 PP, FEB 1972; (NTIS AD 739 522)
234. CARROLL, J. J.
EXAMINATION OF SEQUENTIAL CIRCUITS - A MODEL AND A METHOD
PHD Thesis, ILLINOIS INSTITUTE OF TECHNOLOGY, 1972, 107 P;
DISS ABSTR, VOL 33, NO 8, P 3644B; UNIV MICROFILMS NO 73-3620;
SUP: M.P. MESSINGER AND G.A. FISHER.
235. CARTER, W. C. & HOURICIOUS, W. G.
A SURVEY OF FAULT TOLERANT COMPUTER ARCHITECTURE AND ITS
EVALUATION
IEEE COMPUTER, VOL 4, NO 1, P 9-16, 1971
236. CASE, P. W. ET AL
SOLID LOGIC DESIGN AUTOMATION
IBM REPT NO 67-578-001, 1967
237. CASE, P. W.
AN OVERVIEW OF DESIGN AUTOMATION
5TH ANNUAL IEEE INT. COMPUTER SOCIETY CONF, BOSTON,
SEPTEMBER 22-24 1971, P 61-62
238. CASE, P. W.
AN OVERVIEW OF DESIGN AUTOMATION
DIGEST IEEE INT COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 61-62
239. CASE, P. W.
EVOLUTION OF DESIGN AUTOMATION
COMPUTER, VOL 5, NO 3, P 21-22, MAY/JUNE 1972
240. CASE, P. W. ET AL
SOLID LOGIC DESIGN AUTOMATION
IBM JOURNAL OF R & D, V 8, APRIL 1964, P 127-140
241. CASSELL, D. A.
INTRODUCTION TO COMPUTER-AIDED MANUFACTURING IN ELECTRONICS
WILEY, NEW YORK, 272 PP., 1972
242. CHAN, K. H.
ARTWORK PRODUCTION FOR MULTI-LAYER PRINTED CIRCUIT BOARDS BY
COMPUTER
COMPUTER AIDED DESIGN, VOL 2, NO 4, P 31-32, 1970
243. CHANG, H. Y.
AN ALGORITHM FOR SELECTING AN OPTIMUM SET OF DIAGNOSTIC TESTS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-14, P 736-741, OCT 1966
244. CHANG, H. Y.
A DISTINGUISHABILITY CRITERION FOR SELECTING EFFICIENT
DIAGNOSTIC TESTS
PROC SJCC 1968, P 529-534
245. CHANG, H. Y.
FIGURES OF MERIT FOR THE DIAGNOSTICS OF A DIGITAL SYSTEM
IEEE TRANS ON RELIABILITY, VOL 17, NO 3, P 147-153, SEPT 1968
246. CHANG, H. Y.
A METHOD FOR DIGITALLY SIMULATING SHORTED INPUT DIODE FAILURES
BSTJ, VOL 48, NO 6, JULY 1969, P 1957-1966
247. CHANG, H. Y.
A METHOD FOR DIGITALLY SIMULATING SHORTED INPUT DIODE FAILURES
BSTJ, VOL 48, NO 6, JULY 1969, P 1957-1966
248. CHANG, H. Y. & DORN, R. C. & ELLIOTT, A. A.
LOGIC SIMULATION AND FAULT ANALYSIS OF A SELF-CHECKING SWITCHING
PROCESSOR
PROC 9TH DAW, DALLAS, 1972, P 128-137
249. CHANG, H. Y. & MANNING, E. G. & MFTZE, G.

- FAULT DIAGNOSIS OF DIGITAL SYSTEMS**
WILEY 1975, 159 PP.
- 250.** CHANG, H.Y. & SCANLON, J.W.
DESIGN PRINCIPLES FOR PROCESSOR MAINTAINABILITY IN REAL TIME SYSTEMS
PROC FJCC 1969, P 319-328
- 251.** CHANG, H.Y. & THOMAS, W.
METHODS OF INTERFERING DIAGNOSTIC DATA FOR LOCATING FAULTS IN DIGITAL MACHINES
USIJ, VOL 46, P 289-317, FEB 1967
- 252.** CHANG, L.C.
COMPUTER SYSTEMS DIAGNOSIS USING GRAPH THEORY
UNIV OF TEXAS, AUSTIN, MASEY'S THESIS, MAY 1970
- 253.** CHANG, L.C.
SOME DIAGNOSTIC APPROACHES FOR COMPUTER SYSTEM DESIGN
PHD THESIS, UNIV OF TEXAS, AUSTIN, 1972, 102PP
SUPPLYSOP C.V. RAMANGORATHY
DISS ABSTR, VOL 33, NC 9, P 4274B; UNIV MICROFILMS NO 73-7528.
- 254.** CHANG, L.C. & RAMANGORATHY, C.V.
SOME DIAGNOSTIC APPROACHES FOR COMPUTER SYSTEMS DESIGN
UNIV OF TEXAS, AUSTIN, TECH REPT 133, AUG 1972; ALSO : AFOSR-TR-72-1911
- 255.** CHANG, S.J. & SU, S.Y.H. & BREUER, M.A.
DETECTION AND LOCATION OF MULTIPLE STUCK-TYPE FAILURES IN SEQUENTIAL CIRCUITS
IEEE COMPUTER GROUP REPOSITORY, R 72-223, 37 PP, 1972
- 256.** CHAPMAN, J.S. & WICKLAND, C.E.
UTILIZATION OF A TIME SHARED CENTRAL DATA SYSTEM IN A MANUFACTURING TEST ENVIRONMENT.
RECORD WESCON, 1971, SESSION 18/1.
- 257.** CHAPPELL, S.G. & YAU, S.S.
SIMULATION OF LARGE ASYNCHRONOUS LOGIC CIRCUITS USING AN AMBIGUOUS GATE MODEL.
PROC FJCC, 1971, P&S1-661.
- 258.** CHANEY, H.R. & PLATO, D.L.
EFFICIENT PARTITIONING OF COMPONENTS
PROC 5TH DAJ, WASHINGTON, JULY 1968, P 16.1-16.21
- 259.** CHEN, W.
UN ALGORITHM POUR RELIER N POINTS
CALCOLO, VOL 5, NC 3-4, P 537-547, JULY 1968
- 260.** CHEN, F.T.
A NEW APPROACH FOR THE MINIMIZATION OF TWO-LEVEL MULTIPLE-OUTPUT NETWORKS
IEEE COMPUTER GROUP REPOSITORY, R 70-117, 39 PP, 1970
- 261.** CHEN, F.T.
AN ALGORITHM FOR THE MINIMISATION OF TWO-LEVEL MULTIPLE-OUTPUT NETWORKS
PHD THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1970, 138 PP
DISS ABSTR VOL 31, NO 5, P 2620B; UNIV MICROFILMS NO 70-2563F
- 262.** CHENEY, C.J. & ETHERTON, M. & BILES, J.O. & LEMAE, H.O. & WISEMAN, N.E.
RAINBOW - AN INTEGRATED CAD SYSTEM
PRESENTED AT THE 4TH DAJ, ATLANTIC CITY, JUNE 1971
- 263.** CHESARENA, D.J.
FAULT DETECTING EXPERIMENTS FOR SEQUENTIAL MACHINES
PHD THESIS, STANFORD UNIV, 1972, 157 PP, DEPT OF EL ENG;
DISS ABSTR VOL 33, NO 5, P 2071B; UNIV MICROFILMS NO 72-36607
- 264.** CHIA, D.K. & CHU, J.W. & HSIAC, M.Y. & PATEL, A.V.
ALGORITHM FOR GENERATING A COMPLETE MINIMUM SET OF TEST PATTERNS FOR COMBINATIONAL CIRCUITS
IBM TECHNICAL DISCLOSURE BULLETIN, VOL 15, NO 10, P 3060-3063 MARCH 1973
- 265.** CHIA, D.K. & HSIAC, M.Y.
A HOMING SEQUENCE ALGORITHM FOR FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, JUNE 1972, P 137-145
- 266.** CHIANG, A.C.L. & REED, I.S. & HANES, A.V.
PATH SENSITIZATION, PARTIAL BOOLEAN DIFFERENCE AND AUTOMATED FAULT DIAGNOSIS.
IEEE TRANS ON COMPUTERS, VOL C-21, NO 2, P 189-195, FEB 1972.
ALSO: IEEE COMPUTER GROUP REPOSITORY, K71-75
- 267.** CHO, J.W. & ACHARI, P.N.
AUTOMATED TEST PATTERN GENERATION ALGORITHM USING BOOLEAN DIFFERENCE TECHNIQUE FOR COMBINATIONAL LOGIC NETWORKS
IBM TECH DISCL BULL, VOL 15, NO 10, P 3014-3015, MARCH 1973
- 268.** CHRISTIANSEN, D.
COMPUTER-AIDED DESIGN - PT 1 : THE MAN-MACHINE MEEGER ELECTRONICS VOL , NO , P 110, SEP 1966
- 269.** CHU, W.W.
A MATHEMATICAL MODEL FOR DIAGNOSING SYSTEM FAILURES
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, NO 3, JUNE 1967, P 327-331
- 270.** CHU, W.W.
ADAPTIVE DIAGNOSIS OF FAULTY SYSTEMS
OPER RESERACH, VOL 16, P 815-827, SEPT-OCT 1968

271. CHU, Y.
AN ALGOL-LIKE COMPUTER DESIGN LANGUAGE
CACM, VOL 9, NO 10, P 607-615, OCT 1965
272. CHU, Y.
COMPUTER LANGUAGE FOR DESIGN AUTOMATION OF DIGITAL COMPUTERS
UNIVERSITY OF MARYLAND, COMPUTER SCIENCE CENTER, REPT TR 69-86
MARCH 1969, CFSII N69-22155
273. CHU, Y.
CBL DESCRIPTION OF A MEMORY BUFFER
UNIV OF MARYLAND COMPUTING CENTER, REPT TR-70-126, 1970
274. CHU, Y.
INTRODUCTION TO COMPUTER ORGANIZATION.
PRENTICE HALL 1970
275. CHU, Y.
INTERLUCKING THE COMPUTER DESIGN LANGUAGE.
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 215-218.
276. CHU, Y.
COMPUTER ORGANISATION AND MICROPROGRAMMING
PRENTICE HALL 1972
277. CHUNG, S.H. & ROY, P.H.
ALGORITHMS FOR TESTING THE PLANARITY OF A GRAPH
PROC 13TH NORTHWEST SYMPOSIUM ON CIRCUIT THEORY, 1970,
SESSION VII.4
278. CLARK, G.I.
A TECHNIQUE FOR IMPROVING WIREABILITY IN AUTOMATED CIRCUIT CARD
PLACEMENTS.
RAND CORPORATION, SANTA MONICA, CA, REPT P-4049, AUG 1969, 15 PP.
CLEARING-HOUSE AD 691-637
279. CLEGG, F.W.
ALGEBRAIC PROPERTIES OF FAULTS IN LOGIC NETWORKS
PHD THESIS, STANFORD UNIV, DEPT OF EL ENG, 1970, 184 PP ;
DIS ABSTP VOL J1, NO 8, P 4678B ; UNIV MICROFILMS NO 71-2745
280. CLEGG, F.W.
THE SPOOF - A NEW TECHNIQUE FOR ANALYZING THE EFFECTS OF FAULTS
ON LOGIC NETWORKS.
TECH REPT 11, DIGITAL SYSTEMS LAB, STANFORD UNIV, 1970
(REPT SU-SEL-70-073), ALSO: IEEE COMPUTER GROUP REPOSITORY, R71-105
281. CLEGG, F.W.
USE OF SPOOFS FOR FAULTY LOGIC NETWORK ANALYSIS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, JUNE 1972, P 143-147
282. CLEGG, F.W.
USE OF SPOOFS IN THE ANALYSIS OF FAULTY LOGIC NETWORKS.
283. CLEGG, F.W. & MCCLUSKEY, E.J.
ALGEBRAIC PROPERTIES OF FAULTS IN LOGIC NETWORKS.
TECH REPT NO 4, DIGITAL SYSTEMS LAB, STANFORD UNIV, MARCH 1970
(REPT SU-SEL-69-076), (NLS AD 706 739)
ALSO: IEEE COMPUTER GROUP REPOSITORY, R71-106, 145 P
284. CLEGG, F.W. & MCCLUSKEY, E.J.
THE ALGEBRAIC APPROACH TO FAULTY LOGIC NETWORKS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 44-45
285. COBHAM, A. & KRISHNA, P. & NORTH, J.H.
A STATISTICAL STUDY OF THE MINIMIZATION OF BOOLEAN FUNCTIONS
USING INTEGER PROGRAMMING
IBM RES REPT RC 756, JUNE 1962
286. COCKAYNE, E.J.
ON THE STEINER PROBLEM
CANAD. MATH BULL, VOL 10, P 431-450, 1967
287. COCKAYNE, E.J.
COMPUTATION OF MINIMAL LENGTH FULL STEINER TREES ON THE VERTICES
OF A CONVEX POLYGON
U OF VICTORIA, BC, CANADA, DEPT OF MATH, REPT 14, 1967
288. COCKAYNE, E.J.
ON THE EFFICIENCY OF THE ALGORITHM FOR FINER MINIMAL TREES
SIAM, J. OF APPL MATH, VOL 18, P 150-159, 1970
289. COHEN, D.J.
COMPUTER BASED FAULT ANALYSIS OF DIGITAL SYSTEMS
RESEARCH REPT CSRR-202C, UNIV OF WATERLOO, DEPT OF APPLIED,
ANALYSIS AND COMPUTER SCIENCE, 1970 (PH D THESIS)
290. COHEN, D.J. & MANNING, F.G.
FAULT SIMULATOR FOR RESEARCH APPLICATIONS
UNIV OF WATERLOO, DEPT OF AA & CS, RES REPT CSRR-2012, 1969
ALSO: IEEE COMPUTER SOCIETY REPOSITORY, R69-142.
291. COHEN, D.J. & MANNING, F.G.
PROGRAMME POUR FACILITER LA CONCEPTION DE CIRCUITS INTEGRES
A GRANDE ECHELLE.
CONF SUR LA MICROELECTRONIQUE AVANCEE, PARIS 1970.
292. COHEN, P.D. & MOONEY, C.S. & RASHIP, M.
DESIGNING WITH COMPUTERS
SPERRY ENGINEERING REV., VOL 19, NO 4, P 43-48, 1966
293. COHN, N. & CIT, G.
DESIGN OF ADAPTIVE PROCEDURES FOR FAULT DETECTION AND ISOLATION
IEEE TRANS ON RELIABILITY, VOL R-20, NO 1, P 7-10, FEB 1971

294. COLE, C.D. & CRENEER, D.W.
USING THE COMPUTER TO MAKE MASKS
SYMPOSIUM ON ENGINEERING COMPUTER APPLICATIONS IN DESIGN AND
MANUFACTURE, WESTERN ELECTRIC, READING, PA, APRIL 1968, PAPER
NO 27
295. COLLE, P.H.
AUTOMATIC GENERATION OF FUNCTIONAL LOGIC TEST PROGRAMS THROUGH
SIMULATION
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 116-127
296. COMMUNICATIONS SYSTEMS INC
CONNECTIVITY AND CAPACITY COMPUTER PROGRAM WITH CIRCUIT AND
ROUTING LOGIC
COMM SYSTEMS INC, PARAMUS, NJ, JULY 1965 (CFSTI AD469 378)
297. CONNER, M.G.
NASA MANAGER I
US ARMY, BARRY DIAMOND LABS, REPT HDL-TK-1582, JAN 1972, 32 PP
298. COBBAY, R.W. & JOHNSON, R.M. & MAXWELL, W.I.
SOME PROBLEMS OF DIGITAL SYSTEMS SIMULATION
MANAGEMENT SCIENCE, VOL 6, NO 1, P 92-110, 1959
299. COGA, J.S.
PRINTED CIRCUIT DESIGN AND DRAFTING
TADD INSTITUTE, CAMBRIDGE, MASS., 1967
300. COOK, P.W. & DONATH, W.E. & LEMKE, G.A. & BRENNEMAN, A.B.
AUTOMATIC ARTWORK GENERATION FOR LARGE SCALE INTEGRATION
IEEE JOURNAL OF SOLID STATE CIRCUITS, VOL SC2, NO 4, P 150-156
DECEMBER 1971
301. COONS, S.A.
PRINTED CIRCUITS HANDBOOK
MCGRAW HILL 1967
302. COONS, S.A.
AN OUTLINE OF THE REQUIREMENTS FOR A COMPUTER-AIDED DESIGN SYSTEM
PROC SJCC 1963, P 299-304
303. COOPER, J. & BROWN, J.
AUTOMATED PARTITIONING AND PLACEMENT IN THE WRAP SYSTEM
PROC NEPCON, JAN 1968, P 85-93
304. COOPER, J.F.
MONTE CARLO POSITIONING OF CONNECTED ELEMENTS ON A CARRIER
IBM REPT RJ-520-005, JUNE 1964
305. COOPER, L.
HEURISTIC METHODS FOR LOCATION-ALLOCATION PROBLEMS
SIAM REVIEW, VOL 6, NO 1, P 37-53, JAN 1964
306. CORK, R.C.
AUTOMATIC TEST VECTOR GENERATION
MASTER'S REPT, DEPT OF INDUSTRIAL ENG, ARIZONA STATE UNIV,
FEB 1972
307. CORK, R.C. & SALTMAN, CH.
AN INFORMATION-FEEDBACK TEST VECTOR GENERATION SCHEME
DIGEST IEEE COMPUTER SOCIETY CONFERENCE, SEPT 1972, P 235-238
308. CORMAN, D. & BURNS, J.G.
A COMPARISON OF DIGITAL SIMULATION AND PHYSICAL FAULT INSERTION
IN DIAGNOSTIC TEST DEVELOPMENT
DIGEST INT SYMPO ON FAULT TOLERANT COMPUTING, NEWTON, MASS,
JUNE 1972, P 42-46
309. CORREIA, M. & COSSMAN, D. & PUTZOLU, F. & SNETHEN, I.
MINIMIZING THE PROBLEM OF LOGIC TESTING BY THE INTERACTION OF A
DESIGN GROUP WITH USER-ORIENTED FACILITIES
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 103-107
310. CORREIA, M. & DAUFENWIRP, P.L.
THE USE OF ENGINEERING DOCUMENTATION IN SUPPORT OF A HIGH
DENSITY LOGIC TEST SYSTEM
PROC 5TH DAW, WASHINGTON, JULY 1968, P 1-1-1-1-11
311. COUCH, W.R.
COMPUTER DESIGN
CH 15 OF : G.H. HAPPER, HANDBOOK OF ELECTRONIC CIRCUIT
PACKAGING, MC GRAW HILL, 1969
312. COUNT-HAMPTON, D.
AN INDUSTRIAL GRAPHICAL DESIGN AIDS SYSTEM
PROC 2ND MAN-COMPUTER COMMUNICATIONS SEMINAR, NATIONAL RESEARCH
COUNCIL OF CANADA, OTTAWA, MAY 1971
313. COWAN, R.J.
TIME-SHARED COMPUTER-AIDED DESIGN WITH DIGITAL PLOTTERS
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 395-
314. CRALL, R.F.
IDMAP - INTERACTIVE COMPUTER ASSISTANCE FOR CREATIVE DIGITAL
DESIGN
PHD THESIS, UNIV OF MISSOURI, KOLLA, 1970, 70 PP ; DISS ABSTR
VOL 32, NO 3, P 1561B ; UNIV MICROFILMS NO 71-22346
315. CRALL, R.F. & TRACEY, J.H.
IDMAP - INTERACTIVE COMPUTER ASSISTANCE FOR CREATIVE DIGITAL
DESIGN
PROC NEC, DEC 1970, P 83-84
316. CRAY, S.R. & MISCH, K.N.
A PROGRESS REPORT ON COMPUTER APPLICATIONS IN COMPUTER DESIGN
PROC NJCC, 1956, P 82-85

317. CRITCHLOW, D.L.
LAYOUT AND MASK GENERATION FOR LSI.
IEEE INT CONV, MARCH 1967, P 62-70
318. CROCKEY, R. & MCGUFFIN, R.W. & NAYLOR, R.
COMPUTER-AIDED PLACEMENT FOR HIGH DENSITY CHIP INTERCONNECTION SYSTEMS
ELECTRONICS LETTERS, VOL 8, NO 20, P 503-504, OCT 1972
319. CROCKETT, F.D. & AL
COMPUTER-AIDED SYSTEM DESIGN
IBM LCS NOTES, REPT 16.198, 1970
320. CROCKETT, L.D. & AL
COMPUTER-AIDED SYSTEM DESIGN
PROC PJCC 1970, P 287-296
321. CROCKFORD, L.E. & WALLER, V.A. & CANNELL, P.A.E.
PROCEDURES FOR THE PLACEMENT AND INTERCONNECTION OF IC'S IN DIGITAL SYSTEMS
IEEE CONF ON COMPUTER TECHNOLOGY, UNIV OF MANCHESTER, JULY 1967, P 1-8, IFE CCNF PUBL NC 32
322. CROOK, A.J. & BLYTHIN, J.
A COMPUTER CONTROLLED TESTER FOR LOGIC NETWORKS AND A METHOD FOR SYNTHESIZING TEST PATTERNS
PROC JOINT CONF ON AUTOMATIC TEST SYSTEMS, APRIL 1970, P 187-200, IERE CCNF PUBL NC 17
323. CROSETT, J. & NOUAILLES, N.
ETUDE DE NOUVEAUX PROCÉDES D'INTERCONNEXIONS MULTICOUCHES POUR CIRCUIT INTEGRES (FRENCH - STUDY OF NEW METHODS FOR MULTI-LAYER INTERCONNECTIONS OF INTEGRATED CIRCUITS)
REVUE TECHNIQUE THOMSON-CSF, VOL 2, NO 3, SEPT 1970, P 497-511.
324. CROWLEY, T.H.
COMPUFIPS AS AN AID TO THE DESIGN AND MANUFACTURE OF SYSTEMS
IEEE INT CCNF RECORD, 1963, VOL 11, PT 4, P 47-51
325. CSEBHALANI, N. & LOVENSCHUSS, O. & SCHEFF, B.
EFFICIENT PARTITIONING FOR THE BATCH FABRICATED FOURTH GENERATION COMPUTER
PROC PJCC, 1968, P 857-865
326. CULLYER, B.J. & JONES, S.L. & STOCKTON, A.P. & GUSCOTT, A.R.
AUTOMATIC FORMATION OF TRIAL LAYOUTS OF THIN FILM MICROCIRCUITS.
PROC INT CCNF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 97-113, IFE CCNF PUBL NO 51
327. CULLYER, B.J. & TURBS, S.
COMPUTER AIDED LAYOUT OF MICRO-CIRCUITS
SIGNALS R & D ESTABLISHMENT, SEPT 1968, REPT SRDE 68014
CFSTI AT 680-981 & N65-18691
328. CULLYER, B.J. & TURBS, S. & STOCKTON, A.P. & GUSCOTT, A.R.
AUTOMATIC FORMATION OF TRIAL LAYOUTS OF THIN-FILM MICROCIRCUITS.
SIGNALS R & D ESTABLISHMENT, OCT 1968, REPT SRDE 68027
CFSTI AD687-920
329. CUTLER, A.R.
COMPUTER DESIGN OF INTEGRATED NPN TRANSISTORS
MASTER'S THESIS, APUZONA STATE UNIV, SEP 1969
330. DAMBIT, J.J.
EMBEDDING OF A GRAPH INTO A PLANE
LITHUAN MATHEMATICAL YEARBOOK, VOL 2, 1966, P 79-93
MATHEMATICAL REVIEWS, VOL 34, P 1242.
331. DAMNKOEHLFRANK, A.A.
A MACROMODULAR SYSTEMS SIMULATOR (MS2)
PROC SJCC, 1967, P 371-376
332. DANDAPANI, R.
DERIVATION OF MINIMAL TEST SETS FOR MICROTECHNOLGIC CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-22, NO 7, P 657-661, JULY 1973
333. DANDAPANI, R. & REDDY, S.M. & ROBINSON, J.P.
TESTABLE DESIGN OF LOGIC NETWORKS
IEEE COMPUTER GROUP REPCISITORY, NO R71-63, 1971
334. DANIELSON, G.H.
APPLICATIONS OF LINEAR GRAPH THEORY TO AUTOMATED NETWORKS LAYOUT
PHD THESIS, SYRACUSE UNIV, 1969, 125 PP; DISS ABSTR VOL 30, NO 12, P 5484B ; UNIV MICROFILMS NO 70-10334
REPT R69FL573, GENERAL ELECTRIC CO, ELECTRONICS LAB, SYRACUSE
335. DARRINGER, J.A.
A LANGUAGE FOR THE DESCRIPTION OF DIGITAL COMPUTER PROCESSORS
PROC 5TH DAW, WASHINGTON, JULY 1968, P 15.1-15.14
336. DARRINGER, T.A.
THE DESIGN, SIMULATION AND AUTOMATIC IMPLEMENTATION OF DIGITAL COMPUTER PROCESSORS
PHD THESIS, DEPT OF COMPUTER SCIENCE, CARNEGIE MELLON UNIV, MAY 1969, 333 P
DISS ABSTR, VOL 30, NC 5, P 2169B; UNIV MICROFILMS, NO 69-19058
337. DAS, P.
FAULT DETECTION EXPERIMENTS ON STRUCTURALLY DECOMPOSABLE SEQUENTIAL MACHINES
PHD THESIS, CLARKSON COLLEGE OF TECHNOLOGY, 1973, 87 PP;
SUP : D.E. FARMER ; DISS ABSTR, VOL 34, NO 1, P 173B;
UNIV MICROFILMS, NC 73-14850
338. DAVID & PANTINO & MENARD
OUTILS POUR LE DECOUPAGE EN MODULE, L'IMPLANTATION ET LA DOCUMENTATION AUTOMATIQUE DE MACHINES DIGITALES DECRITES EN

- CASSANDRE
INTERNAL REPORT, ENSIMAG, UNIV DE GRENOBLE, 1973
339. DAVIDSON, F.S.
AN ALGORITHM FOR NAND DECOMPOSITION OF COMBINATORIAL SWITCHING FUNCTIONS
PHD THESIS, UNIV OF ILLINOIS, 1968, 242 PP ; DISS ABSTR VOL 29, NO 7, P 2431F ; UNIV MICROFILMS NC 69-1329
ALSC: REPT R-382, COORD SCIFNCE LAB, UNIV OF ILLINOIS, JUNE 1968
340. DAVIDSON, F.S. & METZ, G.
MODULE COMPLEXITY AND NAND NETWORK DESIGN ALGORITHMS
PROC 6TH ALLENTON CONF ON CIRCUIT AND SYSTEM THEORY, P 538-548, CCI 1969
341. DAVIS, R.F.
FAULT TESTING IN COMBINATORIAL AND SEQUENTIAL TREE CIRCUITS
PHD THESIS, WASHINGTON STATE UNIV, 1972, 219 PP, SUP K.C. WANG
DISS ABSTR VOL J2, NO 12, P 6970B ; UNIV MICROFILMS NO 72-18511
342. DAVIS, R.F. & WANG, K.C.
FAULT TESTING IN COMBINATORIAL AND SEQUENTIAL TREE CIRCUITS
PROC 1972 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 282-292
343. DAWSON, D.F. & MAGNUSON, W.G. JR & KUG, F.F.
COMPUTER-AIDED DESIGN OF ELECTRONIC CIRCUITS - A USER'S VIEWPOINT
PROC IEEE, VOL 55, PP 1946-1956, NOVEMBER 1967
344. DECKER, C.A. & DECAFR, L.N.
TOWARD A COMPLETELY AUTOMATIC LAYOUT
UNIV OF VIRGINIA, RES. LABS FOR ENGINEERING SCIENCES
REPT EE-3380-101-7C U, 57PP, SEPTEMBER 1970 ; CFSTI AD 723-064
345. DECAERT, M.L. & JONKSON, E.T.
LISA, A PROGRAM FOR LINEAR SYSTEMS ANALYSIS.
PRCC MSCON 1966, SESSION 1/2
346. DEFRANCESCO, H.F. & LACROISSE, T.R.
AUTOMATED LOGICAL DESIGN
RECORD IEEE INT CCNV, MARCH 1963, VOL 11, PT 4, P 94-101
347. DELAUNAY, W.R.
THE BELL TELEPHONE LABORATORIES AUTOMATIC GRAPHIC SCHEMATIC DRAWING PROGRAM
PROC JRD DAW, MAY 1966, P 1-25
348. DELAUAIZE, P.
AUTOMATISATION DE L'IMPLANTATION ET DU TRACE DE CIRCUITS IMPRIMES (PROGRAMMING FOR COMPUTER-AIDED DESIGN OF PRINTED CIRCUITS).
COMPUTATION ET ELECTRONIQUE, NO 37, P 102-108, APRIL 1972
349. DEMUCHON, G. & MAILFRANCE, Y. & PERTUISSET, R.
GRAPHES PLANAIRES : RECONNAISSANCE ET CONSTRUCTION DE REPRESENTATIONS PLANAIRES TOPOLOGIQUES
REVUE FRANCAISE DE RECHERCHE OPERATIONNELLE, VOL 8, NO 3, P33-47, 1964
350. DENIL, N.J.
A LANGUAGE AND A MODEL FOR COMPUTER-AIDED DESIGN
PROC 21ST ACM NATIONAL MEETING, 1966, P 527-535
351. DENNIS, M.G.
THE LAYOUT PROBLEM FOR GRAPHS
REPT ESD-TR-71-344 (AFPA ORDER # 952), AUGUST 1971
352. DENT, J.J.
DIAGNOSTIC ENGINEERING REQUIREMENTS
PROC SJCC 1968, P 503-507
353. DENT, J.J.
TESTING AND DIAGNOSING - A PRACTITIONER'S POINT OF VIEW
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, MARCH 1971, P 53-55
354. DEO, N.
AN EXTENSIVE ENGLISH LANGUAGE BIBLIOGRAPHY ON GRAPH THEORY AND ITS APPLICATIONS.
CALIFORNIA INSTITUTE OF TECHNOLOGY, TECHNICAL REPT J2-141J, 80 P, OCTOBER 1966
355. DEPARTMENT OF DEFENSE (USA)
GRAPHIC SYMBOLS FOR LOGIC DIAGRAMS
MILITARY STANDARD MIL-STD-806B, FEB 1962
356. DEPOLLIGNAC
UTILISATION DU LANGUAGE CASSANDRE POUR LA CONCEPTION DES MACHINES MICROPROGRAMMEES
THESIS, UNIV DE GRENOBLE, 1973
357. DERTOUZOS, M.L.
AN INTRODUCTION TO ON-LINE CIRCUIT DESIGN
PROC IEEE, VOL 55, P 1961-1971, NOVEMBER 1967
358. DERTOUZOS, M.L.
COMPUTER-AIDED ELECTRONIC CIRCUIT DESIGN
MIT, ELECTRONIC SYSTEMS LAB, REPT ESL-FR-436
CFSTI N71-25806 & AL 714-845
359. DERTOUZOS, M.L. & JESSEL, G.P. & STEIGER, J.K.
CIRCAL-2 : GENERAL PURPOSE ON LINE CIRCUIT DESIGN
PROC IEEE, VOL 60, NO 1, P 39-49, JANUARY 1972
360. DERTOUZOS, M.L. & STINGER, J.K.
CIRCAL-2 : A GENERAL PURPOSE ON-LINE CIRCUIT DESIGN PROGRAM
USER'S MANUAL
MIT REPT FSL-K-381, MAY 1969, 75 PP ; CFSTI N70-23656

- IBM J OF RESEARCH AND DEVELOPMENT, VOL 13, NO 4, P 383-386, 1969
361. DERTOUZOS, M.L. & THERMIAN, C.W.
CIRCULAR ON-LINE ANALYSIS OF ELECTRONIC NETWORKS
MIT-ESL, REPT ESI-248, OCT 1965
362. DEVANEY, M.J.
FAULT DIAGNOSIS AND SELF-REPAIR IN OPERATIONAL SYNCHRONOUS DIGITAL SYSTEMS
PHD THESIS, UNIV OF MISSOURI, COLUMBIA, 1971, 249 PP; SUP:
G.V. LAGOSUP G.V. LAGC; DISS ABSTR VOL 32, NO 5, P 2702B; UNIV
MICROFILMS NO 71-30641
363. DIEPHUIS, R.J.
FAULT ANALYSIS FOR COMBINATIONAL LOGIC NETWORKS
PHD THESIS, MIT, DEPT OF EE ENG, SEPT 1969
364. DIERICK, P. & LAVIE, R. & MARTIN, J.C.
TRACE AUTOMATIQUE DE MASQUES DE CIRCUITS INTEGRES HYBRIDES
ONDE ELECTRIQUE, VOL 45, NO 1, P 98-103, JAN 1969
365. DIETMEYER, D.L.
AUTOMATED NAND NETWORK SYNTHESIS
COMPUTER DESIGN, VOL 10, NO 3, P 53-58, MARCH 1971
366. DIETMEYER, D.L. & SCHNEIDER, P.W.
A COMPUTER-ORIENTED FACTORING ALGORITHM FOR NOR LOGIC DESIGN
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-14, NO 6, P 868-874,
DEC 1965
367. DIETMEYER, D.L. & SCHNEIDER, P.W.
AIDS FOR LOGIC DESIGN ALGORITHM DEVELOPMENT
IEEE TRANS ON EDUCATION, VOL E-10, P 127-131, SEPT 1967
368. DIETMEYER, D.L. & SCHNEIDER, P.W.
IDENTIFICATION OF SYMMETRY, REDUNDANCY AND EQUIVALENCE OF
BOOLEAN FUNCTIONS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 804-817, DEC 1967
369. DIETMEYER, D.L. & SU, Y.H.
LOGIC DESIGN AUTOMATION OF FAN-IN NAND NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-18, NO 1, P 11-22, JAN 1968
ALSO: IEEE COMPUTER GROUP REPOSITORY, R 68-44, 38 PP
370. DIETMEYER, D.L.
AUTOMATED NETWORK DESIGN: PRINCIPLES AND TECHNIQUES
PHD THESIS, UNIV OF CALIFORNIA, BERKELEY, 1968, 276 PP;
DISS ABSTR VOL 29, NO 12, P 4652B; UNIV MICROFILMS NO 69-10279
371. DONATH, W.F.
STATISTICAL PROPERTIES OF THE PLACEMENT OF A GRAPH
J SIAM APPL MATH, VOL 16, NO 2, P 439-457, MARCH 1968
372. DONATH, W.F.
ALGORITHM AND AVERAGE-VALUE BOUNDS FOR THE ASSIGNMENT PROBLEM
373. DONATH, W.F. & HITCHCOCK, R.B.
PATH LENGTHS IN COMBINATIONAL COMPUTER LOGIC GRAPHS
IEEE COMPUTER GROUP REPOSITORY, R 71-171, 27 PP
374. DONATH, W.F. & HOFFMAN, A.J.
ALGORITHMS FOR PARTICIPATING OF GRAPHS AND COMPUTER LOGIC,
BASED ON EIGENVECTORS OF CONNECTION MATRICES
IBM TECH DISCL HULL, VOL 15, NO 3, P 838-844, JULY 1972
375. DU, M.W.
MULTIPLE FAULT DETECTION IN COMBINATIONAL CIRCUITS
PHD THESIS, DEPT OF COMPUTER SCIENCE, JOHN HOPKINS UNIV, 1972
376. DU, M.W.
A WAY TO FIND A LOWER BOUND FOR THE MINIMAL SOLUTION OF
THE COVERING PROBLEM
IEEE TRANS ON COMPUTERS, VOL C-21, NO 3, P 317-318, MARCH 1972
377. DU, M.W. & WEISS, C.D.
CIRCUIT STRUCTURE AND SWITCHING FUNCTION VERIFICATION
PROC 9TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 122-130,
OCT 1971
378. DU, M.W. & WEISS, C.D.
MULTIPLE FAULT DETECTION IN COMBINATIONAL CIRCUITS: ALGORITHMS
AND EXPERIMENTAL RESULTS
DIGEST INT SYM ON FAULT TOLERANT COMPUTING, P 120-125, JUNE 1972
379. DU, M.W. & WEISS, C.D.
CIRCUIT STRUCTURE AND SWITCHING FUNCTION VERIFICATION
IEEE TRANS ON COMPUTERS, VOL C-22, NO 6, P 618-625, JUNE 1973
ALSO IEEE COMPUTER GROUP REPOSITORY R72-24, 9 PP
380. DU, M.W. & WEISS, C.D.
MULTIPLE FAULT DETECTION IN COMBINATIONAL CIRCUITS: ALGORITHMS
AND COMPUTATIONAL RESULTS
IEEE TRANS ON COMPUTERS, VOL C-22, NO 3, P 235-244, MARCH 1973
381. DURBS, E.W. & PARSONS, F.L. & PETERSEN, J.F.
A MICROPROGRAM DESIGN SYSTEM TRANSLATOR
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 95-98
382. DUGGAL, M. & HOLLAND, T. & LEVIN, H. & WESSINGER, H. & ZOHN, M.
A COMPARISON OF NEW AND EXISTING PLACEMENT ALGORITHMS FOR AUTO
PRINT CIRCUIT BOARD LAYOUT
PROC REC, 1969
383. DUIJVESTIJN, A.J.W.
AN ALGORITHM THAT INVESTIGATES THE PLANARITY OF A NETWORK
COMPUTERS IN MATHEMATICAL RESEARCH, CHURCHHOUSE AND HEFZ EDS.,
AMSTERDAM, NORTH-HOLLAND, PP 68-83, 1968

384. DUAL, E.A. & PUTZLOU, C.R. & ROTH, J.P.
AN ALGORITHM AND A PROGRAM FOR GENERATION OF TEST PATTERNS FOR SEQUENTIAL CIRCUITS
IBM RES REPT RC-2639, OCT 1969
385. DUAL, E.A. & SCHUMPFMAN, D.D. & WILSON, T.L.
MODULAR COMPUTER DESIGN THROUGH MULTILEVEL DIGITAL SIMULATION
IBM TECH DISC BULL, VOL 13, NO 5, P 1321-1322, OCT 1970
386. DULEY, J.F.
DDL - A DIGITAL SYSTEM DESIGN TRANSLATOR
PAC THESIS, UNIV OF WISCONSIN, 1967, 221 P, SUP D.L. DIETMEYER
DISS ABSTR VOL 28, NO 8, P 3282B ; UNIV MICROFILMS NO 67-12116
387. DULEY, J.F.
AN IMPLEMENTATION OF THE DIGITAL SYSTEM DESIGN LANGUAGE
IEEE COMPUTER GROUP REPOSITORY, R 69-147, 35 PP, 1969
388. DULEY, J.F. & DIETMEYER, D.L.
A DIGITAL SYSTEM DESIGN LANGUAGE (DDL)
IEEE TRANS ON COMPUTERS, VOL C-17, NO 9, P 850-860, SEP 1968
389. DULEY, J.F. & DIETMEYER, D.L.
TRANSLATION OF A DDL DIGITAL SYSTEM SPECIFICATION TO BOOLEAN EQUATIONS
IEEE TRANS ON COMPUTERS, VOL 18, NO 4, P 305-313, 1969
ALSO: IEEE COMPUTER GROUP REPOSITORY, R 68-202, 30 P
390. DUMAGAL, A.P. & MENDELSON, N.S.
REMARKS ON SOLUTION OF THE OPTIMAL ASSIGNMENT PROBLEM
J SIAM, P 1103-1108, 1963
391. DUMANIAN, J.
DESIGN PROGRAM AVAILABILITY
ELECTRONICS DESIGN, VOL 14, NO 23, PP 76-80, OCTOBER 1966
392. DUMANIAN, J. & HOFF, W.B.
STATUS REPORT ON CURRENTLY AVAILABLE COMPUTER PROGRAMS
NASA REPT ERC/COD 66-683
PROC SYM ON CIRCUIT DESIGN BY COMPUTER, NEW YORK UNIV, 1967
393. DUNCAN, P.C. & ZISSOS, D.
DESIGN OF ASYNCHRONOUS MULTILEVEL SEQUENTIAL CIRCUITS
FAEC IEF, VOL 119, NO 2, P 133-137, FEB 1972
394. DUNCAN, P.C. & GRIFFITHS, C. & SCOTT, G. & WILLIAMS, D.
GRAPPLE - AN INTERACTIVE COMPUTER GRAPHICS LANGUAGE
TITLES (WILL NORTON RESEARCH - CANADA), VOL 3, NO 2, P 47-54, SUPREK 1573
395. DUNHAM, B. S. MIDSHAL, E. & FRIEDSHAL, R. & NORTH, J.H.
DESIGN BY NATURAL SELECTION
IBM RES REPT RC476, JUNE 1961
396. DUNHAM, R. & FRIEDBERG, P.M. & NORTH, J.H.
A CASE STUDY IN DESIGN AUTOMATION
IBM RESEARCH REPT RC 3151, NOV 1970
397. DUNNE, G.V. & CHAN, S.P.
AN ALGORITHM FOR TESTING THE PLANARITY OF A GRAPH
IEEE TRANS ON CIRCUIT THEORY, VOL CT-16, NO 2, P 166-168
JUNE 1968
398. DUNNE, G.V.
THE DESIGN OF PRINTED CIRCUIT LAYOUTS BY COMPUTER
PROC 3RD AUSTRALIAN COMPUTER CONF, CANBERRA, P 419-423, MAY 1966
399. DUNNE, W.L.
GRAPHIC APPLICATIONS SUBROUTINE PACKAGE
PROC 5-TH DAW, WASHINGTON, JULY 1968, P 25.1-25.29, 1968
400. DZUBOW, S.K.
A HEURISTIC SEARCH METHODOLOGY FOR THE PLACEMENT OF IC COMPONENTS ON A TWO-DIMENSIONAL MATRIX GRID.
PROC 10TH MIDWEST SYM ON CIRCUIT THEORY, 1970, SESSION 11.5, 8P
401. EAGLE, T.C.
COMPUTER VERIFICATION OF LOGIC DESIGN OF DIGITAL SYSTEMS
SYMPOSIUM OF ENGINEERING COMPUTER APPLICATIONS IN DESIGN AND MANUFACTURE, WESTERN ELECTRIC, READING, PA, APRIL 1968, PAPER NO 3
402. EBERTIN, M.A.
LARGE SCALE DESIGN OF MOS INTEGRATED CIRCUITS USING COMPUTERS (IN FRENCH)
ONDE ELECTRIQUE, VOL 50, NO 9, P 737-745, OCT 1970
403. EBERTIN, M.A.
THE DESIGN OF MOS/LSI THROUGH THE USE OF COMPUTER-AIDED DESIGN TECHNIQUES
PROC CONF SUK LA MICROELECTRONIQUE AVANCEE, PARIS 1970;
404. EDWARDS, C.R.
ALGORITHM APPLICABLE TO LOGIC CIRCUIT SYNTHESIS
ELECTRONICS LETTERS, VOL 8, NO 17, P 442-444, AUG 1972
405. EICHELBERGER, F.H.
HAZARD DETECTION IN COMBINATIONAL AND SEQUENTIAL SWITCHING CIRCUITS
IBM J OF RESEARCH AND DEVELOPMENT, VOL 9, NO 2, P 90-99, MARCH 1965
406. ELDRED, R.D.
TEST ROUTINES BASED ON SYMBOLIC LOGIC STATEMENTS
JACM, VOL 6, NO 1, P 33-36, 1959
407. ELMORE, J.M. & GUENTHER, P.G.
AUTOMATIC FAULT ISOLATION FOR DIGITAL ASSEMBLIES

- IBM TECH DISCLOSURE BULEETIN, VOL 14, NO 12, P 3767-3770, MAY 1970
408. EILICH, H.N.
DESIGN DATA BASE CONFIGURATION CONTROL
PROC 10TH IAS, FOSTERLAND, JUNE 1973, P 274-281
409. ENGL, W.L. & WLYNSKI, D.A.
A GRAPH THEORETICAL LAYOUT PROCEDURE FOR INTEGRATED CIRCUITS
INI SYMPOSIUM ON CIRCUIT THEORY 1969, DIGEST P 37-39
410. ENGL, W.L. & WLYNSKI, D.A.
TOPOLOGICAL SYNTHESIS PROCEDURE FOR CIRCUIT INTEGRATION
ISSCC 69 - DIGEST OF TECHNICAL PAPERS, P 136-139
411. ENGL, W.L. & WLYNSKI, D.A.
AN ALGORITHM FOR EMBEDDING GRAPHS IN THE PLANE WITH CERTAIN
CONSTRAINTS
IEEE TRANS. ON CIRCUIT THEORY, MAY 1970, P 250-252
412. ENGL, W.L. & WLYNSKI, D.A.
WENIGENTROPFER VERANLAGEMENTPFR GRAPHEN.
ARCHIV FUR ELEKTROTECHNIK, VOL 54, NO 5, 1972, P 278-284
413. ENGL, W.L. & WLYNSKI, D.A.
DIE LÖSUNG DES PROBLEMS DER TOPOLOGISCHEN SCHALTUNGSINTEGRATION
ARCHIV FUR ELEKTROTECHNIK, VOL 54, P 325-336, 1972
414. ENGL, W.L. & WLYNSKI, D.A.
DIE SCHALTUNGSINTEGRATION ALS GRAPHENTHEORETISCHES SYNTHESPROBLEM
ARCHIV FUR ELEKTROTECHNIK, VOL 54, P 315-324, 1972
415. ENGL, W.L. & WLYNSKI, D.A.
TOPOLOGICAL THEORY OF INTEGRATED CIRCUITS
PRIVATE COMMUNICATION, 10 PP, 1972
416. EPLFY, D.L.
SYSTEMATIC ANALYSIS OF COMBINATIONAL HAZARDS AND FAULTS FROM
DUAL MAJINICES
PROC 2ND PRINCETON CONF ON INFORMATION SCIENCES AND SYSTEMS,
P 64-69, MARCH 1968
417. ESKENW, F. & HYDE, B.F.
PROCESS AND SYSTEM FOR ROUTING INTERCONNECTIONS BETWEEN LOGIC
SYSTEM ELEMENTS
USA PATENT 3702004, JAN 8, 1970
418. EVANS, D.S. & KATZENELSON, J.
DATA STRUCTURES AND MAN-MACHINE INTERACTION FOR NETWORK PROBLEMS
PROC IEEE, VOL 55, NO 7, JULY 1967, P 1135-1144
419. EVANS, G.C. & GRIBBLE, M.W.
AUTOMATIC INTERCONNECTED SYSTEM FOR ELECTRONIC COMPONENTS
PROC IEEE, VOL 116, NO 12, P 1992-2000, 1969
420. EWING, A.C. & ROTH, J.P. & WAGNER, E.G.
ALGORITHMS FOR LOGICAL DESIGN
AIEE TRANS ON COMMUNICATIONS AND ELECTRONICS, P 450-456, SEP 1961
421. EWING, D.B.
IMPLEMENTATION OF DATA STRUCTURES FOR ENGINEERING DESIGN PROBLEMS
INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 600-607,
IEEE CONF PUBL NO 51
422. FAIRMAN & NIEVERGELT, J. (EDS)
PERTINENT CONCEPTS IN COMPUTER GRAPHICS.
UNIV OF ILLINOIS CONF ON COMPUTER GRAPHICS, UNIV OF ILLINOIS
PRESS, 1969
423. FALLOFF, A.D.
FORMAL DESCRIPTION OF PROCESSES - THE FIRST STEP IN DESIGN
AUTOMATION
IBM RESEARCH NOTE NC-510, JUNE 1965
424. FALLOFF, A.D.
FORMAL DESCRIPTION - THE FIRST STEP IN DESIGN AUTOMATION
PROC 2ND DAW, ATLANTIC CITY, JUNE 1965
425. FALLOFF, A.D. & IVFSON, K.F. & SUSSENGUTH, L.H.
A FORMAL DESCRIPTION OF SYSTEM/360
IBM SYSTEMS J, VOL 3, NO 3, P 198-263, 1964
426. FARBER, D.A. & LANDAU, H. G. MURCHLAND, J.D.
THE CASCADE ALGORITHM FOR FINDING ALL SHORTEST DISTANCES IN A
DIRECTED GRAPH
MANAGEMENT SCIENCE, VOL 14, NO 1, P 15-28, SEP 1967
427. FARLOW, C.W.
MACHINE AIDS TO THE DESIGN OF CERAMIC SUBSTRATES
CONTAINING INTEGRATED CIRCUIT CHIPS.
PROC 7-TH DAW, SAN FRANCISCO, JUNE 1970, P 274-285
428. FARREN, D.F.
A STRATEGY FOR DETECTING FAULTS IN SEQUENTIAL MACHINES NOT
POSSESSING DISTINGUISHING SEQUENCES
PROC SJCC, 1970, P 483-501
429. FARNER, D.L.
FAULT DETECTION EXPERIMENTS FOR SEQUENTIAL MACHINES
PHD THESIS, POLYTECHNIC INST OF BROOKLYN, 1970, 100 PP,
SUP F.J. SMITH; DISS ABSTR VOL 31, NO 6, P 3025B;
UNIV MICROFILMS NO 70-26042
430. FARNER, D.L.
ALGORITHMS FOR DESIGNING FAULT DETECTION EXPERIMENTS
FOR SEQUENTIAL MACHINES
IEEE COMPUTER GROUP REPOSITORY, 871-112, 1971, 53 PP

431. FARMER, D.F.
ALGORITHMS FOR DESIGNING FAULT DETECTION EXPERIMENTS FOR SEQUENTIAL MACHINES
IEEE TRANS ON COMPUTERS, VOL C-22, NO 2, P 159-167, FEB 1973
432. FARY, I.
ON SEFAIGHT LINE REPRESENTATION OF PLANAR GRAPHS
ACTA SCIENTIARUM MATHematicarum, VOL 11, P 229-233, 1946-1948
433. FAWAL, A.
PROGRAM WINNOR : USER'S MANUAL
SANDIA LABS, SEPTEMBER 1969, 55 P; CFSTI SC-M-69-401-A-PT 1
434. FAWAL, A.
PROGRAM WINNOR : PROGRAMMER'S MANUAL
SANDIA LABS, JAN 1970, 137PP ; CFSTI SC-M-69-401-A-PT2
435. FELLTA, A. & AGOSTINO, N.O.D.
COMPUTER AIDED MASK NETWORK GENERATION FOR IC ARRAYS
COMPUTER GROUP CONF 1968 DIGEST (IEEE) P 23-26
436. FERRARI, D.
COMPUTER-AIDED PARTITIONING OF NETWORKS IN IC DESIGN
RECORD OF SECOND ASILCWAR CONF ON CIRCUITS AND SYSTEMS, PACIFIC GROVE, CALIFORNIA, OCT 1968, P 237-242
437. FERRARI, D.
ON THE SELECTION OF ISOLATED REGIONS IN COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS
IEEE INT SYM ON CIRCUIT THEORY, MIAMI BEACH, DEC 1968
438. FERRARI, D.
ON THE SELECTION OF ISOLATED REGIONS IN COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS
IEEE TRANS ON CIRCUIT THEORY, VOL CT-17, NO 1, P134-136, FEB 1970
439. FERRARI, D. & MEZZALANA, L.
ON DRAWING A GRAPH WITH THE MINIMUM NUMBER OF CROSSINGS
REPT 69-11 LABORATORIO DI CALCOLATORI, ISTITUTO DI ELETTROTECNICA POLITECNICO DI MILANO, 1969
440. FERRARI, D. & MEZZALANA, L.
A COMPUTER-AIDED DESIGN APPROACH TO INTEGRATED CIRCUIT LAYOUT DESIGN
COMPUTER AIDED DESIGN, VOL 2, NO 2, WINTER 1970, P 19-23
441. FERRARI, D. & SAVI, M.
AN ALGORITHM FOR PARTICIPATING NETWORKS INTO LIMITED SETS OF DIFFERENT SUBNETWORKS.
IEEE 1969 INT SYM ON CIRCUIT THEORY, P 40
442. FERRARI, D. & SAVI, M.
AN ALGORITHM FOR PARTICIPATING NETWORKS INTO LIMITED SETS OF
443. GIANNUZZI, R.J. & GURSKI, C.S. & STEVENS, J.H.
COMPUTER AIDED PACKAGING AND WIRING SYSTEM
IBM TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 750-762, AUG 1973
444. FIELD, J.O.
OPERATIONAL COMPUTER-AIDED SYSTEM AND MOS LSI DESIGN PROCEDURES
DIGEST TELE INT CCNV NEW YORK, MARCH 1969, P 264-265
445. FIELDING, G.F.
AUTOMATICALLY PROCESSED WIRE LISTS
WESTERN ELECTRIC NEWS, JUNE 1962, P 22-26
446. FIGUENCA, M.A.
ANALYSIS OF LANGUAGES FOR THE DESIGN OF DIGITAL COMPUTERS
MASTER'S THESIS, UNIV OF ILLINOIS ; ALSO REPT R-611, MAY 1973, 133 PP ; NTIS AD762381
447. FINE, J.L.
HEURISTIC AND ADAPTIVE TECHNIQUES FOR DIAGNOSTIC TEST GENERATION
PHD THESIS, SOUTHERN METHODIST UNIV, 1972, 215 PP, SUP
S.A. SZYGENDA ; DISS AUSTR VOL 33, NO 12, P 5764B ;
UNIV MICROFILMS NC 73-14472
448. FISHER, G.J.
COMPUTER IDENTIFICATION AND EXTRACTION OF PLANAR GRAPHS
ENG.SC. D. THESIS ; COLUMBIA UNIV 1965, 205 PP
449. FISHER, G.J. AND WING, O.
AN ALGORITHM FOR TESTING PLANAR GRAPHS FROM THE INCIDENCE MATRIX
PROC 7TH MIDWEST SYM ON CIRCUIT THEORY, UNIV OF MICHIGAN, 1964, P 67-75
450. FISHER, G.J. & WING, O.
COMPUTER RECOGNITION AND EXTRACTION OF PLANAR GRAPHS
FROM THE INCIDENCE MATRIX
IEEE TRANS ON CIRCUIT THEORY, VOL CT-13, NO 2, P 154-163, 1966
451. FISK, C.J. & CASNEY, D.L.
PROGRAM DOCUMENTATION FOR ACCEL, MOD 2
SANDIA REPT SC-M-68-6C2, DECEMBER 1968, 264PP.
452. FISK, C.J. & CASNEY, D.L.
USER'S MANUAL FOR ACCEL SYSTEM (MOD 2)
SANDIA REPT SC-M-68-601, 106 PP, NOVEMBER 1968
453. FISK, C.J. & CASNEY, D.L. & WEST, L.O.E.
TAKING THE PUZZLE OUT OF PC DESIGN
ELECTRONICS, VOL 40, SEPT 4, 1967, P 72-74

454. FISA, C.J. & CASKEY, D.L. & WEST, L.E.
ICPCGRAPHIC SIMULATION AS AN AID TO PRINTED CIRCUIT BOARD DESIGN.
PROC 4-1A DAW, LCS ANGELES, JUNE 1967, P 17.1-17.23

455. FISA, C.J. & CASKEY, D.L. & WEST, L.E.
ACCEL AUTOMATED CIRCUIT CARD ETCHING LAYOUT
PROC IEE, VOL 55, NO 11, P 1971-1982, NOV 1967

456. FISA, C.J. & CASKEY, D.L. & WEST, L.E.
ACCEL AUTOMATIC CIRCUIT CARD LAYOUT
PROC HAWAI CONF CN SYSTEMS SCIENCES 1968, P 107-108

457. FISA, C.J. & ISLIT, D.D.
ACCEL AUTOMATED CIRCUIT CARD ETCHING LAYOUT
SC-TM-65-544, SANDIA LABS, ALBUQUERQUE, NEW MEXICO, 1965

458. FISA, C.J. & ISETI, D.D.
ACCEL AUTOMATED CIRCUIT CARD ETCHING LAYOUT
PROC 2ND DAW, 1965, P 5-32

459. FITCH, A.E.
A USLR LOHAS AT DA - YESTERDAY, TODAY, TOMORROW
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 371-382

460. FITCH, A.E. & LAYDEN, E.C.
DIRREABILITY ANALYSIS FOR PRINTED CIRCUITS
IBM TECH DISCL BULL, VOL 14, NO 9, P 2264-2265, FEB 1972

461. FLETCHER, A.J.
COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS.
INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 571-578,
IFE CCNF PUBL NO 51

462. FLETCHER, A.J.
COMPUTER PROGRAMS FOR THE LAYOUT OF INTEGRATED CIRCUITS
PHE THESIS, UNIV OF MANCHESTER, 1970

463. FLETCHER, A.J.
EUREKA : A SYSTEM FOR LAYING OUT CIRCUITS USING A SINGLE
LAYER OF INT-CONNECTIONS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 25-30,
IFE CCNF PUBL NO 56

464. FLORENLOFF, N.J.
A SYSTEM OF COMPUTER AIDS FOR DESIGNING LOGIC CIRCUIT TESTS
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 128-131

465. FLYNN, V.J. & SNOW, W.
MULTI-PLANAR SELF-EXTRACTING MAZES: SOME RESULTS AND SYSTEMS
APPLICATIONS.
HAWAI CONF ON SYSTEMS SCIENCES, 1970, P 564-567.

466. FCHL, N.E.
GENERAL PROCESSOR DIAGNOSIS BY FUNCTION
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, JUNE 1972, P 62-67

FOIK, J.F.
INTERACTIVE GRAPHICS INTERFACE FOR DIGITAL LOGIC SIMULATOR
MASTER'S THESIS, AIR FORCE INST OF TECHNOLOGY, WRIGHT PATTERSON
AFB, OHIO, SCHOOL OF ENGIN, MARCH 1973, 171 PP (NHS AD760530)

467. FORDIANI, V.O.
NEW VISTAS FOR CAM
WESCON CONV RECORD, 1971, SESSION 22-4

468. FOSTER, J.C.
A ROUTER FOR MULTILAYER PRINTED WIRING BACKPLANES
PROC 10TH DAW, PCMTLAND, JUNE 1973, P 44-49

470. FOURNET, H. & GNOSCASSAND, C. & RENAULT, F.
REALISATION ET IMPLANTATION AUTOMATIQUE DES PLAQUETTES D'UN
ONDF ELECTRIQUE, VOL 45, NO 1, P 104-112, JAN 1969

471. FOWLER, B.M.
XYMASK
BELL LABORATORIES RECORD, VOL 47, P 204-209, JULY 1969

472. FOWLER, F.H.
SALVAGING DIAGNOSTIC FAULT DICTIONARIES AND FAULT TALLIES
DIGEST IREF COMPUTER SOCIETY CONF, SEPT 1972, P 251-254

473. FRANK, E.
COMPUTER AIDED DIGITAL SYSTEMS DESIGN (CALSD)
RPT NASA-TM-X-65071, 41P, AUGUST 1970 ; CFSTI N70-35590

474. FRANK, E.A.
AUTOMATED FUNCTIONAL DESIGN OF DIGITAL SYSTEMS
PHD THESIS, CASE WESTERN RESERVE UNIV, 1967, 166 P ;
SUP: H.MELFLE; DISS ABSTR, VOL 28, NO 1, P 181R;
UNIV MICROFILMS, NC 68-10156

475. FRANK, E.A. & MERCIER, H.W.
COMPUTER AIDED FUNCTIONAL DESIGN OF DIGITAL SYSTEMS
RECORD 20TH SWIEECCO, 1968, P 13CI-13C4

476. FRAYNE, O.K.
THREE LEVELS OF THE WIRING INTERCONNECTION PROBLEM
PROC 2ND DAW, ATLANTIC CITY, JUNE 1965

477. FREEMAN, S. & GINSBERG, G. & PESNICK, V. & WHITLEY, F.
MULTILAYER PRINTED-WIRING COMPUTER-AIDED DESIGN
PROC 4-TH DAW, LOS ANGELES, JUNE 1967, P16.1-16.2M

478. FREEMAN, V.F. & RESNICK, M.
GENDA - A GENERALISED DESIGN AUTOMATION SYSTEM FOR MODULAR HARDWARE

- IEEE TRANS COMM AND ELECTRONICS, VOL 83, P 509-514, SEPT 1963
504. GALT, P. & CHENDRIH, P. & GUILLAUME, G. & OMBREDANNEIS & WOLFF, A.
TRACE AUTOMATIQUE DES CIRCUITS IMPRIMES A L'AIDE D'UN ORDINATEUR
CONF ELECTRIQUE, VOL 49, NO 1, P 113-118, JAN 1969
505. GAMBLIN, K. L. & JACOBS, M. G. & TUNIS, C. J.
AUTOMATIC PACKAGING OF MINIATURIZED CIRCUITS
ADVANCES IN ELECTRONIC CIRCUIT PACKAGING, VOL 2, G. A. WALKER (ED)
PLFNUN PRESS, N.Y., 1962, P 219-232
506. GARCIA, L.
VICCP, A WIRE INTEGRATION COMPUTER PROGRAM
PROC 6TH DAN, MIAMI BEACH, JUNE 1969, P 269-280
507. GARFINKEL, R. S. & NEHAUSER, G. L.
INTEGER PROGRAMMING
WILEY, NEW YORK, 1972
508. GARNER, S. J.
THE CONTROL OF IBM PRODUCT DOCUMENTATION
PROC 1966 HAITISU JOINT COMPUTER CONF, EASTBOURNE, MAY 1966,
P 103-110
509. GARSIDE, K. G. & NICHOLSON, T. A.
PERMUTATION PROCEDURE FOR THE BACKBOARD WIRING PROBLEM
PROC IEE, JAN 1966, P 27-30
510. GARTON, P. C. & O'BRYEN, S. P.
APPLICATIONS OF ICGIC SIMULATION IN LARGE REAL TIME SYSTEMS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, PEI-58,
IEE CONF PUBL NO 51
511. GAULT, J. B.
THE APPLICATION OF FAULT INDISTINGUISHABILITY IN COMBINATIONAL
NETWORKS
PHD THESIS, UNIV OF ICWA, 1969, 101 PP, SUP J. P. ROBINSON
DISS ABSTR VCL 30, NO 9, P 4131B ; UNIV MICROFILMS NO 70-4362
ALSO: SEPT THEMIS-VI-TR-13, JULY 1969 (NTIS AD 692 420)
512. GAULT, J. B.
PROCESSING FOR FAULT BEHAVIOUR IN DIGITAL NETWORKS
RESEARCH REPT, NORTH CAROLINA STATE UNIV, DEPT OF EL ENG, AUG 1971
513. GAULT, J. B.
TEST GENERATION USING A NETWORK FAULT EQUATION
PROC 914 ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 144-151,
OCT 1971
514. GAULT, J. B. & ROBINSON, J. P. & REDDY, S. N.
MULTIPLE FAULT DETECTION IN COMBINATIONAL NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 1, P 31-36, JAN 1972
ALSO: IEEF COMPUTER SOCIETY REPOSITORY, #69-168, 27 PP
515. GENTRY, M. L.
A COMPILER FOR COMPUTER HARDWARE EXPRESSED IN MODIFIED APL
PHD THESIS, UNIV OF ARIZONA, 1971, 137 PP, SUP F. J. HILL
DISS ABSTR VOL 32, NO 3, P 1499B ; UNIV MICROFILMS NO 71-24908
516. GEORGE, I. K. L.
SOFTWARE AND DATA STRUCTURES FOR GRAPHICAL COMPUTER-AIDED DESIGN
INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 477-485,
IEE CONF PUBL NO 51
517. GERACE, G. B.
DIGITAL SYSTEM DESIGN AUTOMATIC A METHOD FOR DESCRIBING COMPUTERS
IEEE TRANS CCN COMPUTERS, VO C-17, P 1044-1061, NOV 1968
518. GERACE, G. B. & GESTRI, G.
A METHOD FOR DESIGNING A DIGITAL SYSTEM AS A SEQUENTIAL NETWORK
SYSTEM
UNIV OF PISA, REPT, JUNE 1967
519. GESINK, D. L.
AN APPROACH TO PLACEMENT AND ROUTING APPLICATIONS ON AN 1130
IBM MANUAL Z77-8148, DEC 1968
520. GEYER, J. V.
CONNECTION ROUTING ALGORITHM FOR PRINTED CIRCUIT BOARDS
IEEE TRANS ON CIRCUIT THEORY, NO 1, P 95-100, JAN 1971
521. GIANNUZZI, R. J. & GURSKI, C. S. & STEVENS, J. H.
HANDLING DOT BLOCKS DURING PARTITIONING
IBM TECH DISC BULL, VOL 15, NO 12, P 3628-3629, MAY 1973
522. GIANNUZZI, R. J. & GURSKI, C. S. & STEVENS, J. H.
ALGORITHM FOR REMOVAL OF A LOGIC BLOCK FROM A PARTITION
IBM TECH DISC BULL, VCL 15, NO 12, P 3624-3625, MAY 1973
523. GIANNUZZI, R. J. & GURSKI, C. S. & STEVENS, J. H.
A PROCEDURE FOR MERGING EITHER A LOGIC BLOCK OR A PARTITION TO
A PARTITION
IBM TECH DISC BULL, VCL 15, NO 12, P 3626-3627, MAY 1973
524. GIBBS, N. & MFI, P.
A PLANARITY ALGORITHM BASED ON THE KURATOWSKI THEOREM
PROC SJCC 1970, P 91-94
525. GIESE, A.
HARGOL= A HARDWARE ORIENTED ALGOL LANGUAGE
INTERNAL REPT VAS, REGNECENTRALEN, AUG 1966
526. GIESE, A.
FORMAL DEFINITION OF HARGOL
INTERNAL REPT, REGNECENTRALEN, FEB 1969
527. GIESLER, H.

- COMPUTERS AND AUTOMATIC DRAFTING MACHINES AS AIDS IN ARTWORK
PREPARATION FOR PRINTED CIRCUITS
INTERKAWA, FIFTH INT CONGRESS AND EXHIBITION FOR INSTRUMENTATION
AND AUTOMATION, DUSSELDORF, WEST GERMANY, OCT 1971;
OLDENBURG VERLAG 1972, P 153-160
528. GILBERT, F.N.
RANDOM MINIMAL TREES
JSIAM, VOL 13, P 376-387, 1965
529. GILBERT, F.N. & POLLACK, H.O.
STEINER MINIMAL TREES
SIAM J. OF APPL MATH, VOL 16, NO 1, P 1-29, JAN 1968
530. GILL, S.
THE USE OF COMPUTERS IN DESIGNING COMPUTERS
INDUSTRIAL RESEARCH, VOL 15, P 159-163, APRIL 1962
531. GILMORE, P.C.
A SOLUTION TO THE MODULE PLACEMENT PROBLEM
IBM RESEARCH REPT RC 430, APRIL 1961
532. GILMORE, P.C.
SOLUTION OF A WIRE LAYOUT PROBLEM
IBM RESEARCH NOTE NC-183, DEC 1962
533. GILMORE, P.C.
OPTIMAL AND SUBOPTIMAL ALGORITHMS FOR THE QUADRATIC ASSIGNMENT
PROBLEM
JSIAM, VOL 10, NO 2, P 305-313, JUNE 1962
534. GINSBERG, G.L.
PACKAGING ASPECTS OF COMPUTER DESIGNED MULTILAYER PRINTED WIRING
PROC 8TH IEEPC SYMP, 1967, SESSION 4/1, WESCON 67
535. GINSBURG, G.L. & MAUREN, C.R. & WHITLEY, E.H.
AN UPDATED MULTILAYER PRINTED WIRING CAD CAPABILITY
PROC 6-TH DAW, MIAMI BEACH, JUNE 1969, P 145-154
FINAL REPT PHILCC-FCRD, DEC 1968
536. GLASER, E.L.
COMPUTER-AIDED DESIGN FOR COMPUTING SYSTEMS
CONF CN COMPUTER SCIENCE AND TECHNOLOGY, UNIV OF MANCHESTER,
JULY 1969, P 13-19, IEE CONF PUBL NO 55.
537. GLASER, E.L.
INTRODUCTION AND OVERVIEW OF THE LOGOS PROJECT
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 175-178
538. GLASER, E.L.
LOGOS - WHERE IT IS NOW AND WHERE IT IS GOING
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 181-192
539. GLASS, R.A. & MAPLE, T.G. & WALES, M.D.
INTERCONNECTION PROBLEM AREAS IN MICROCIRCUITS
DIGEST IEEE INT CONW 1971, P 248-249
540. GLENN, R.R. & LATHROP, J.V.
TWO APPROACHES TO THE COMPUTER ROUTING OF INTERCONNECTIONS
PROC 20TH ELECTRONIC COMPONENTS CONF (IEEP), P 390-411, 1970
541. GODOY, D.C. & VOGELBERG, R.E.
SINGLE PASS ERROR EFFECT DETERMINATION (SPEED)
IBM TECH DISCL BULL, VOL 13, NO 11, P 3443-3444, APRIL 1971
542. GORTZ, F.N.
COMPUTER-AIDED DIAGNOSIS DESIGN FOR ELECTRONIC SWITCHING SYSTEMS
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 178-189
543. GOETZ, F.N.
DESIGN FOR DETECTION: AN ATTEMPT AT A COMPLETE FAULT DIAGNOSIS
OF A STROKE
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 323-328
544. GOLDBERG, M.J.
COMPUTER METHODS FOR INTEGRATED CIRCUIT DESIGN
ELECTRO-TECHNOLOGY, MAY 1965, P 77-81
545. GOLDBERG, M.J.
ON-LINE OPERATION OF CADIC COMPUTER AIDED DESIGN OF INTEGRATED
CIRCUITS
NORDEN DIVISION, UNITED AIRCRAFT CORP, NORWALK, CONN
546. GOLDMAN, M.A.
THE STRUCTURE AND BENEFITS OF A CAD SYSTEM
IEEE INTERCON 1972, P 367-377.
547. GOLDSTEIN, A.J.
AN EFFICIENT AND CONSTRUCTIVE ALGORITHM FOR TESTING WHETHER A
GRAPH CAN BE EMBEDDED IN A PLANE
GRAPH AND COMBINATORICS CONF, OFFICE OF NAVAL RESEARCH LOG.
CONTRACT NO N0001-68-1-0011, PRINCETON UNIV, 1963
548. COLOND, S.W.
COMBINATIONAL ASPECTS OF AUTOMATED DESIGN
PROC DESIGN AUTOMATION WORKSHOP 1966
549. GONENC, G.
A METHOD FOR THE DESIGN OF FAULT DETECTION EXPERIMENTS
IEEE TRANS ON COMPUTERS, VOL 19, NO 6, P 551-558, JUNE 1970
ALSO: IEEE COMPUTER GROUP REPOSITORY, R69-134
550. GOODYKUONTZ, J. & SCHWITZER, N.
AUTOMATED PRINTED CIRCUIT BOARD DESIGN
PROC NEPCON, JAN 1968

551. CONDON, W.L.
DATA PROCESSING TECHNIQUES IN DESIGN AUTOMATION
PROC FJCC, 1960, P 205-208
552. GOFINSHTEYN, L.L.
THE PARTITIONING OF GRAPHS
ENG CYBERNETICS, VOL 7, P 76-82, JAN 1969
553. GOKMAN, D.F.
SYSTEMS LEVEL DESIGN AUTOMATION A PROGRESS REPORT ON THE SYSTEM
DESCRIPTIVE LANGUAGE (SDLI)
DIGEST 1ST ANNUAL IEEE COMPUTE CONF, P 131-134, 1967
554. GORMAN, D.F.
A SYSTEM DESCRIPTIVE LANGUAGE
PHD THESIS, UNIV OF PENNSYLVANIA, DEPT OF EL ENG, APRIL 1968, 346
FEISS ABST4, VOL 29, NO 7, P 24358; UNIV MICROFILMS, NO 69-110
555. GOKMAN, J.F. & ANDERSON, J.P.
A LOGIC DESIGN TRANSLATOR
PROC FJCC, 1962, P 251-260
556. GOSTELCOW, A.P.
LOGIK - A SYSTEM FOR THE COMPUTER-AIDED SELECTION AND ASSIGNMENT
OF ELECTRONIC MODULES
UCLA, DEPT OF ENG, REPT 68-8, MARCH 1968
557. GOULD, R.
THE APPLICATION OF GRAPH THEORY TO THE SYNTHESIS OF CONTACT NETWORKS
PROC INT SYMPO ON THE THEORY OF SWITCHING,
PT 1, 1957
ANNALS OF THE COMPUTATION LAB OF HARVARD UNIV, ANNALS NO 28,
HARVARD UNIV PRESS, CAMBRIDGE, MASS, 1959, P 244-282
558. GOUTIERRE, S. MULLER, J. & ROCHET, A.
AIDE A LA FABRICATION DES CIRCUITS INTEGRES PAR ORDINATEUR
EXEMPLE : FABRICATION DE PHOTOMASQUES
CONF SEM LA MICROELECTRONIQUE AVANCEE, PARIS, 1970, P 430-439
559. GOUTIERRE, S. & MULLER, J. & ROCHET, A.
COMPUTER-AIDED FABRICATION OF INTEGRATED CIRCUITS - EXAMPLE :
MASK GENERATION
ONDE ELECTRIQUE, VOL 50, NO 9, P 773-778, OCT 1970
560. GRACE, F.E.
A PATTERN GENERATOR SYSTEM - HARDWARE, SOFTWARE
PROC 5-TH DAW, WASHINGTON, JULY 1968, P 11.1-11.14
561. GRACE, F.E.
PLANNING FOR AUTOMATED NETWORK
PROC 9TH IEEE SYMPO, 1968, SESSION 6/4 (WESCON 1968).
562. GRACER, F. & HANAN, M. & KURTZBERG, J.
FORCE DIRECTED INTERCHANGE (FDI) FOR THE MODULE PLACEMENT PROBLEM
AND THE QUADRATIC ASSIGNMENT PROBLEM
IBM TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 662-663, AUG 1973
563. GRACER, F. & HANAN, M. & KURTZBERG, J.
FORCE DIRECTED PAIRWISE INTERCHANGE (FDPI) FOR THE MODULE
PLACEMENT PROBLEM AND THE QUADRATIC ASSIGNMENT PROBLEM
IBM TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 660-661, AUG 1973
564. GRACER, F. & HANAN, M. & KURTZBERG, J.
FORCE DIRECTED RELAXATION (FDR) FOR THE MODULE PLACEMENT PROBLEM
AND THE QUADRATIC ASSIGNMENT PROBLEM
IBM TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 664-665, AUG 1973
565. GRASSFELI, A.
A NOTE ON THE DERIVATION OF MAXIMAL COMPATIBILITY CLASSES
CALCOLO, VOL 3, P 165-176, 1966
566. GRAVES, G.W. & WHINSTON, A.B.
AN ALGORITHM FOR THE QUADRATIC ASSIGNMENT PROBLEM
IN J. ABADI (ED): INTEGER AND NON-LINER PROGRAMMING,
NORTH HOLLAND, 1970, P 473-497
567. GRAY, F.G.
A NOTE ON A MODIFIED TERNARY SIMULATOR CAPABLE OF INITIALIZING
ALL FAULT MACHINE MEMORY ELEMENTS
IEEE COMPUTER GROUP REPOSITORY, N 72-237, 1972
568. GRAY, F.G.
FAULT TOLERANCE, DETECTION AND LOCATION IN ABSTRACT COMBINATIONAL
NETWORKS
PHD THESIS, UNIV OF MICHIGAN, 1971, 340 PP, SUP J.F. MEYER
DISS ABSTR VOL 32, NO 7, P 3943B; UNIV MICROFILMS NC 72-4862
569. GRAY, F.G. & MEYER, J.F.
LOCALIZABILITY OF FAULTS IN COMBINATIONAL NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1407-1412, NOV 1971
570. GRAY, F.G. & MEYER, J.F.
LOCALIZABILITY OF FAULTS IN ABSTRACT NETWORKS
DIGEST INT SYMPO ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971,
P 30-33
571. GRAY, J.C.
COMPOUND DATA STRUCTURE FOR COMPUTER-AIDED DESIGN: A SURVEY
PROC 22ND ACM NATIONAL MEETING, 1967, P 355-365
572. GREENBERG, H.
A QUADRATIC ASSIGNMENT PROBLEM WITHOUT COLUMN CONSTRAINTS
NAVAL RESEARCH LOGISTICS QUARTERLY, VOL 16, NO 3, 1969
573. GRIFFIN, J.F. & HAINES, M.S.
AN EXPERIMENT WITH THE SIMULATION OF MACHINE LOGIC AND CONTROL

SECOND IEEE INT CONF, 1965, PT 3, P 51-66

574. CHIV, P.A. & BROUMIP, D.P.
WIRING TERMINAL PANELS BY MACHINE
CONTROL PROGRAMMING, VOL 8, NO 8, P 77-81, AUG 1961
575. GRISWELD, J.V. & CARROLL, C.C.
LARGE SCALE CIRCUIT INTERCONNECTION FOR BOOLEAN FUNCTION
IMPLEMENTATION
IEEE COMPUTER GROUP REPOSITORY, R 68-158, 16P, 1969
576. GROFNIG, S.F.
SELF FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
MS THESIS, UNIV OF IDAHO, 1971
577. GROTZ, A.
PLACEMENT AND PSUDOWIRING OF PRINTED CIRCUIT BOARDS
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 247-250
578. GUPIA, J.C. & STAUBMAN, J.
PROGRAMS FOR SEQUENTIAL MACHINE DESIGN
TECHNICAL REPT, NORTH CAROLINA STATE UNIV, DEPT OF EL ENG,
FEB 1971, 74 PP (NTIS AD 762 163)
579. GUSKI, C.O. & AELIEMAN, F.
MODULE ALLOCATION TECHNIQUE
IBM TECH DISCL BULL, VOL 13, NO 10, P 3141-3143, MARCH 1971
580. HAAS, P.A.
1970'S FATHOMED SCIPRE SOFTWARE - DC PROGRAM (TESS-DC)
PROC 6TH PAN, MIAMI BEACH, JUNE 1969
581. HAPAYI, A.A.
SYSTEM DECOMPOSITION, PARTITIONING AND INTEGRATION FOR
MICROELECTRONICS
IEEE TRANS ON SYST SCIENCES AND CYBERNETICS, VOL 4, NO 2, P
164-172, JULY 1964
582. HAPAYI, A.A. & HOLLAND, C.E.
GUIDELINE DEVELOPMENT FOR ALTERNATIVE MICROELECTRONIC APPROACHES
APINC RESEARCH CORP, ANNAPOLIS, MARYLAND, REPT 527-11-11-1967,
MAY 1967
583. HADLOCK, F.O.
ON FINDING A MINIMAL SET OF DIAGNOSTIC TESTS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 674-675, OCT 1967
584. HAINES, S.L.
SHANNON'S PROBLEM IN GRAPHS AND ITS IMPLICATIONS.
SIUGOPLA, VOL 1, NO 4, P 113-133, 1971
585. HALLMAN, C.A. & WEDER, R.F.
FLOWCHART INTERCONNECTION ALGORITHM

- IBM TECH DISCL BULL, VOL 14, NO 9, P 2717-2720, FEB 1972
586. HAMBURY, J.M. & KARNI, S.
MODULAR GRAPHIC SOFTWARE FOR CAD
PROC ONLINE 72, VOL 2, UXKIDOP, UN, SEPT 1972, P 551-578
HAMILTON, A.S.
RAPID AND HIGHLY AUTOMATED PRINTED WIRING BOARD DESIGN
PROC ILEF INT SYM ON CIRCUIT THEORY, TORONTO, APRIL 1973,
P 387-390
587. HANAN, M. & KURTZBERG, J.M.
PLACEMENT TECHNIQUES
M.A. BREUER, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 5),
PRENTICE HALL, 1972
588. HANAN, M.
NET WIRING FOR LARGE SCALE INTEGRATED CIRCUITS
IBM RESEARCH REPT RC 1075, FEB 1965.
589. HANAN, M.
CN STEINER'S PROBLEM WITH RECTILINEAR DISTANCE
JSIAM, VOL 14, NO 2, P 255-265, MARCH 1966
590. HANAN, M. & KURTZBERG, J.M.
A REVIEW OF THE PLACEMENT AND QUADRATIC ASSIGNMENT PROBLEMS
SIAM REVIEW, VOL 14, NO 2, P 314-332, APRIL 1972
591. HANAN, M. & KURTZBERG, J.M.
FCMCF-VECTOR PLACEMENT TECHNIQUES
IBM RESEARCH REPT RC 2893, APRIL 1970
592. HANAN, M. & KURTZBERG, J.M.
PLACEMENT TECHNIQUES
IBM RESEARCH REPT RC 2846, APRIL 1970
593. HANAN, M. & KURTZBERG, J.M.
A REVIEW OF THE PLACEMENT AND QUADRATIC ASSIGNMENT PROBLEMS
IBM RESEARCH REPT RC 3008, APRIL 1970
594. HANAN, M. & LANDMAN, S. & WOLFF, P.H.
METHOD TO ANALYZE THE FEASIBILITY OF DESIGNER'S TRIPS
IBM TECH DISCLOSURE BULLETIN, VOL 10, NO 3, P 345-348, AUG 1973
595. HANAN, M. & ODEN, P.H.
A WIRING PROBLEM FOR LARGE SCALE INTEGRATED CIRCUITS
IBM RESEARCH REPT RC1615, MAY 1966
596. HANAN, M. & RUSSO, M.L.
FAMILY OF WIRING ARRANGEMENTS FOR A MODULE
IBM TECH DISCL BULL, VOL 15, NO 12, P 3618-3619, MAY 1973
598. HANEY, F.M.

ISDS - A PROGRAM THAT DESIGNS COMPUTER INSTRUCTION SETS
PROC EJCC 1964, P 574

599. HANLY, F. W.
USING A COMPUTER TO DESIGN COMPUTER INSTRUCTION SETS
PRD THESIS, CARNEGIE MELLON UNIV
600. HANNE, J. P.
AUTOMATED INTERCONNECTION SCHEMES AT TEXAS INSTRUMENTS
FALL 7TH IJEC SYMP, SESSION 5116 (WESCON 1966)
601. HANNE, J. P. & JENNINGS, F. W.
USER ASSURANCES IN LSI DISCRETIONARY ROUTING
DIGEST IEEE COMPUTER GROUP CONF, JUNE 1968, P 27-28
602. HANNIG, W. A. & WAYES, T. L.
IMPACT OF AUTOMATION ON DIGITAL COMPUTER DESIGN
PROC EJCC, 1960, P 211-232
603. HAPP, B. W.
SCOPE AND AVAILABILITY OF PROGRAMS FOR COMPUTER-AIDED CIRCUIT
DESIGN
NASA REPT EKC/COD 66-675, FEB 1967
PROC ISSCC, PHILADELPHIA, FEB 1967
604. HAPP, B. W. & COMPTON, J. B.
FLOWGRAPH MODELS OF INTEGRATED CIRCUITS AND FILM-TYPE SYSTEMS
IEEE TRANS ON AEROSPACE, VOL AS-2, PP 259-271, 1964
605. HARARY, F.
A COMPLEMENTARY PROBLEM ON NONPLANAR GRAPHS
MATH MAG VOL 35, P 301-303, 1962
606. HARARY, F.
GRAPH THICKY
ADDISON WESLEY, 1969
607. HARARY, F. & NORMAN, R. Z. & CARTWRIGHT, D.
STRUCTURAL MODELS: AN INTRODUCTION TO THE THEORY OF DIRECTED
GRAPHS
WILEY, N. Y., 1965
608. HARJIE, F. & SUHOCKI, R. J.
DESIGN AND USE OF FAULT SIMULATION FOR SATURN COMPUTER DESIGN
RECORD WESCON, 1966, SESSION 21/4
609. HARJIE, F. H. & SUHOCKI, R. J.
DESIGN AND USE OF FAULT SIMULATION FOR SATURN COMPUTER DESIGN
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 412-429, AUG 1967
610. HARPER, C. A. (ED)
HANDBOOK OF ELECTRONIC CIRCUIT PACKAGING
MCGRAW HILL, 1969
611. HARPER, C. A. (ED)
HANDBOOK OF WIRING, CABLING AND INTERCONNECTING FOR ELECTRONICS
MCGRAW HILL, 1972
612. HARRAND, Y.
LES AIDES AUTOMATIQUES A L'ELABORATION DES ENSEMBLES LOGIQUES
REVUE TECHNIQUE THCVSCN CSF, VOL 2, NO 1, P 1-12, MARCH 1970
613. HARKAND, Y. & ANGLAU, F. & IIDDELL, J. & WENNET, J. & PAVANIC, C.
CASSANDRE, LANGUAGE POUR LA CONCEPTION ASSISTEE DES ENSEMBLES
LOGIQUES
ONDE ELECTRIQUE, VOL 49, NO 1, P 120-126, JAN 1965.
614. HARPAND, Y. M.
IMPLEMENTATION OF A LARGE CAD SYSTEM IN A MULTILLOCATION ENVIRONNEN
PRCC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1968, P 209-215,
IEEE CONF PUBL NO 51
615. HARRELL, D. A.
GRAPHIC DISPLAY TECHNIQUES IN THE AUTOMATED INTERCONNECTION PROCESSES:
UNIV OF BERKELLY, 73 P, FEB 1970
616. HARAISON, R. A. & CLSON, D. J.
RACE ANALYSIS OF DIGITAL SYSTEMS WITHOUT LOGIC SIMULATION
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 82-94
617. HARTMAN, D. W.
AN ALGORITHM FOR FAULT DEFLECTION IN SYNCHRONOUS SEQUENTIAL CIRCUIT:
MASTER'S THESIS, MIT, DEPT OF EL ENG, JUNE 1968
618. HARTSON, R. K.
DIGITAL CONTROL SIMULATION SYSTEM
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 113-144
619. HARVEY, J. G.
AUTOMATED BOARD LAYOUT
PROC 9TH DAW, DALLAS, JUNE 1972, P 264-271
620. HASHIMOTO, A. & ABEL, L. & TANAKA, C.
IMPROVEMENT OF SFCTION SIMULATOR EFFICIENCY BY PARTICIPATING BOARD
SIMULATIONS
UNIV OF ILLINOIS, URBANA, ILLIAC IV DCC NO 216 (DCS FILE NO 836)
1970
621. HASHIMOTO, A. & MCHSHITA, K.
A PROPERTY OF A N-GRAPH,
IEEE TRANS ON COMPUTERS, VOL C-20, NO 1, P 95-97, JAN 1971
ALSO : IEEE COMPUTER GROUP REPOSITCRY K75-75, 16 P
622. HASHIMOTO, A. & STEVENS, J.
WIRL ROUTING BY OPTIMIZING CHANNEL ASSIGNMENT WITHIN LANGE
APERTURES
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 155-169

623. HASEL, C.R.
THE AUTOMATIC PACKAGING OF COMPUTER CIRCUITRY
IEEE INT CONG, VOL 13, PART 3, P 4-20, 1965
624. HASLER, L.D.
DATA BASE CONTEXT AND MANAGEMENT IN DESIGN AUTOMATION
TEXAS INSTRUMENTS REPT, 1973
625. HAUER, J.F. & SYMS, G.H.
DIGITAL MACHINE SIMULATION PROGRAMS
PROC 4TH HAWAI CCNF ON SYSTEM SCIENCES, HONOLULU, JAN 1971,
P 446-448
626. HAYASHI, T.
FACON-23C SERIES COMPUTER DESIGN AUTOMATION SYSTEM
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 230-242
627. HAYES, J.P.
A STUDY OF DIGITAL NETWORK STRUCTURE AND ITS RELATION TO FAULT
DIAGNOSIS
PHD THESIS, UNIV OF ILLINOIS, URBANA CHAMPAIGN, 1970, 141 PP
DISS ABSTR, VOL 31, NC 9, P 5366B; UNIV MICROFILMS NO 71-5122
ALSO: UNIV OF ILLINOIS, CSL, REPT R-467, MAY 1970 (NTIS AD 707 681)
628. HAYS, G.G.
COMPUTER AIDED DESIGN: SIMULATION OF DIGITAL DESIGN LOGIC
IEEE TRANS ON COMPUTERS, VOL 18, NO 1, P1-10, JAN 1969
ALSO: IEEE COMPUTER GROUP REPCISITORY R68-117, 29 PP
629. HAZELHURST, J.H. & MCCORNICK, B.H.
WEB- A LANGUAGE TO DESCRIBE THE INTERCONNECTION AND PACKAGING OF
THE LOGICAL UNITS IN A DIGITAL PROCESSOR
UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE, FILE NO 625, AUG 1964
630. HAZLETT, L.
COMPUTER GRAPHICS FOR INTEGRATED CIRCUIT DESIGN
IN: PAKSLOW & GREEN, ADVANCED COMPUTER GRAPHICS, 1970, P 313-324
631. HAZLETT, L.H. & HEEMILLER, G.V.
AUTOMATIC ANTIWORK GENERATION FOR INTEGRATED CIRCUITS
W.G. WATSON, COMPUTER ORIENTED CIRCUIT DESIGN (CH 13),
PRENTICE HALL 1968
632. HAZLETT, L.H. & LYNN, D.K. & NARUD, J.A.
DESIGN AND AUTOMATIC ANTIWORK GENERATION TRADEOFFS
RECORD NEREM, 1967
633. HEAP, B.A.
PERMUTATIONS BY INTERCHANGES
COMPUTER J, VOL 6, P 293-294, OCT 1963
634. HEARN, A.D.
BOCLEAN DIFFERENCE ANALYSIS PROGRAM
635. HEATH, F.G.
PROJECT LOGOS, A COMPUTER-AIDED DESIGN SYSTEM FOR INTEGRATED
SOFTWARE
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 225-230,
IEEE CONF PUBL NO 86
636. HEATH, F.G. & JAIN, G.
THE USERS APPROACH TO COMPUTER-AIDED LAYOUT AND WIRING
PROC NEREM 1970, SESSION 22, P 180-181
637. HEATH, F.G. & ROSE, C.W.
THE CASE OF INTEGRATED HARDWARE/SOFTWARE DESIGN WITH CAD
IMPLICATIONS
DIGEST IEEE COMPUTER CONF, SEPT 1972, P 173-182
638. HEIDER, C.H.
A COMPUTATIONALLY SIMPLIFIED PAIR-EXCHANGE ALGORITHM FOR THE
QUADRATIC ASSIGNMENT PROBLEM
CENTER FOR NAVAL ANALYSES, ARLINGTON, VA, REPT CNA-101, 31PP,
NOV 1972 (NTIS AD 756503)
639. HEISS, S.
A PATH CONNECTION ALGORITHM FOR MULTILAYER BOARDS
PROC 5TH DAW, WASHINGTON, JULY 1968, P 6-1-6-14
640. HEISS, S.
A PATH CONNECTION ALGORITHM FOR MULTI-LAYER BOARDS
PROC OF THE REGION III CONF (IEE), HUNTSVILLE, ALA, P 66-91
641. HENNING, C.W.
FUNCTIONAL SIMULATION TECHNIQUES FOR DESIGN VERIFICATION AND
FAULT INSERTION IN ELECTRONIC DIGITAL SYSTEMS
PHD THESIS, SOUTHERN METHODIST UNIV, CS/OK CENTER, SEPT 1971, 126 P
DISS ABSTR, VOL 32, NC 3, P 4590B; UNIV MICROFILMS, 72-6358
642. HENNING, C.W. & SZYGENDA, S.A.
MODULAR REQUIREMENTS FOR DIGITAL LOGIC SIMULATION AT A PREDEFINED
FUNCTIONAL LEVEL
PROC 23TH ACM NAT CONF, BOSTON, AUG 1972, P 350-353
643. HENPHILL, J.A.V.
THE DEVELOPMENT OF PROCEDURES FOR THE ANALYSIS AND SYNTHESIS OF
A HIGHLY DEFINED CLASS OF FAULT TOLERANT COMPUTER SYSTEMS
PHD THESIS, SOUTHERN METHODIST UNIV, 1971, 127 PP, SUP
S.A. SZYGENDA; DISS ABSTR VOL 32, NO 6, P 4532E; UNIV MICROFILMS
72-6359
644. HENNIL, F.C.
FAULT DETECTING EXPERIMENTS FOR SEQUENTIAL CIRCUITS
PROC 5TH ANNUAL SYMP ON SWITCHING THEORY AND LOGICAL DESIGN,
PRINCETON, NOV 1964, P 95-110

645. HERBST, R.T. & LEAGUS, D. & SELLERS, G.A.
MECHANISATION OF MANUFACTURING INFORMATION FOR DIGITAL EQUIPMENT
AIEE CONF PAPER CP 61-180, 1961
646. HERBERIAS, J.
UNE PROCEDURE CONVERSATIONNELLE DE CONCEPTION ASSISTEE DES SOUS-ENSEMBLES ELECTRONIQUES A SEMICONDUCTEURS (FRENCH - AN INTERACTIVE PROGRAM FOR COMPUTER-AIDED DESIGN OF ELECTRONIC SUBSYSTEMS)
REVUE TECHNIQUE THOMSON-CSF, NO 2, JUIN 1970, P 229-261
647. HERSKOWITZ, G.J. (ED)
COMPUTER-AIDED INTEGRATED CIRCUIT DESIGN.
MCGRAW HILL, NEW YORK 1968.
648. HERSKOWITZ, G.J. & SCHILLING, R.B.
SEMICONDUCTOR DEVICE MODELLING FOR COMPUTER-AIDED DESIGN
MCGRAW HILL, 1972
649. HESSE, W.C.A. & SCHOPPNIES, E.
INTEGRIERTE SCHALTUNGEN DURCH DEN RECHNER FÜR DEN RECHNER
(GERMAN - INTEGRATED CIRCUITS FOR COMPUTERS BY COMPUTER)
RADIO FERNSEHEN ELEKTRONIK, VOL 21, NO 6, P 193-196, MARCH 1972
650. HESTER, D.K.
TRAINING FOR IC CUSTOM DESIGN
CONF ON ELECTRONIC DESIGN (1968), P 21-30
651. HICKS, J.W.
COMPUTER-AIDED DIGITAL DESIGN
BEEING REPT D2-90831-1
652. HIGHTOWER, D.W.
A SOLUTION TO LINE-ROUTING PROBLEMS ON THE CONTINUOUS PLANE
PROC 6-TH DAW, MIAMI BEACH, JUNE 1969, P 1-24
653. HIGHTOWER, D.W.
THE INTERCONNECTION PROBLEM - A TUTORIAL
654. HIGHTOWER, D.W. & UNGER, J.A.
A METHOD FOR RAPID TESTING OF BEAM CROSSOVER CIRCUITS
PROC 9TH DAW, DALLAS, JUNE 1972, P 144-156
655. HILES, J.C.
GRAPHICAL INTERACTION FOR CIRCUIT DESIGN
CONF ON ELECTRONIC DESIGN 1968, P 328-335
656. HILL, C.P. & MCBURNEY, D.M. & RIZZI, S.R. & THOMPSON, W.G.
PREDICTION MODEL
IBM TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 734-744, AUG 1973
657. HILLIER, F.S. & CONNORS, M.V.
CLADRATIC ASSIGNMENT PROBLEMS AND THE LOCATION OF INDIVISIBLE FACILITIES
658. HILLMAN, H.D. & BIENS, M.L.
A PRACTICAL APPROACH TO COMPUTER DIAGNOSTICS
IEEE COMPUTER GROUP REPOSITORY, R 68-7, 1968, 35 PP
659. HILLMAN, L.
AN AUTOMATED DYNAMIC DIGITAL LOGIC CIRCUIT TEST SYSTEM
COMPUTER DESIGN, VOL 8, AUG 1969, P 54-62
660. HIRANO, T. & HIRAKAWA, K.
COMPUTER-AIDED DESIGN SYSTEM FOR LOGIC EQUIPMENT APPLIED TO DESIGN OF ELECTRONIC SWITCHING EQUIPMENT
PROC 10TH DAW, PORTLAND, JUNE 1973, P 205-212
661. HIRSCHSOHN, I.
A MACHINE INDEPENDENT FORTRAN DATA MANAGEMENT SOFTWARE SYSTEM FOR SCIENTIFIC AND ENGINEERING APPLICATIONS
PROC FJCC 1971, P 501-513
662. HITCHCOCK, R.B.
CELLULAR WIRING AND THE CELLULAR MODELING TECHNIQUE
PROC 6-TH DAW, MIAMI BEACH, JUNE 1969, P 25-41
663. HITCHCOCK, R.B.
PARTITIONING OF LOGIC GRAPHS : A THEORETICAL ANALYSIS OF PIN REDUCTION
IBM RESEARCH REPT RC 2745, JAN 1970
664. HITCHCOCK, R.B.
PARTITIONING OF LOGIC GRAPHS : A THEORETICAL ANALYSIS OF PIN REDUCTION
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 54-63
665. HOFFMAN, A.J. & MAKOWITZ, H.M.
SHORTEST PATH, ASSIGNMENT AND TRANSPORTATION PROBLEMS
NAVAL RESEARCH LOGISTICS QUARTERLY, VOL 10, NO 4, P 375-378, 1963
666. HOHL, J.S.
COMPUTER CONTROLLED PC ASSEMBLY WITH A MODULAR APPROACH
IEEE INT CONV 1971, P 450-451.
667. HOHN, F.F. & SESIU, S. & AUFENKAMP, D.D.
THE THEORY OF NETS
IRE TRANS ON ELECTRONIC COMPUTERS, VOL EC-6, P 154-161, SEP 1957
668. HOCK, H.O.
AUTOMATED MASK PRODUCTION FOR SEMICONDUCTOR TECHNOLOGY
SCP AND SOLID STATE TECHNOLOGY, P 35-38, JULY 1967
669. HOOVER, L.R.
SECONDARY TECHNIQUES FOR INCREASING FAULT COVERAGE OF FAULT DETECTION TEST SEQUENCES FOR ASYNCHRONOUS SEQUENTIAL NETWORKS

- PHD THESIS, UNIV OF MISSOURI, ROLLA, 1972, 76 PP; DISS ABSTR VOL 34, NO 1, P 220B; UNIV MICROFILMS NO 73-17064
670. HOOVER, L.R. & TRACEY, J.H.
TECHNIQUES FOR INCREASING FAULT COVERAGE FOR ASYNCHRONOUS SEQUENTIAL NETWORKS
LARGEST IRE COMPUTER SOCIETY CONF, SEPT 1972, P 239-242
671. HOOVER, L.R. & TRACEY, J.H.
TECHNIQUES FOR INCREASING FAULT COVERAGE FOR ASYNCHRONOUS SEQUENTIAL NETWORKS
PROC FJCC, 1972, P 375-384
672. HOPCROFT, J. & TARJAN, R.
EFFICIENT ALGORITHMS FOR GRAPH MANIPULATION
STANFORD UNIV, DEPT OF COMPUTER SCIENCE, REPT STAN-CS-71-207, 1971
673. HOPCROFT, J. & TARJAN, R.
PLANARITY TESTING IN V LCG V STEPS: EXTENDED ABSTRACT
STANFORD UNIV, DEPT OF COMPUTER SCI, REPT STAN-CS-71-201, 1971
674. HOPCROFT, J. & TARJAN, R.
EFFICIENT PLANARITY TESTING
CORNELL UNIV, DEPT OF COMPUTER SCIENCE, REPT TR 73-165, APRIL 1973
675. HOPCROFT, J. & TARJAN, R.
PLANARITY TESTING IN V LCG V STEPS: EXTENDED ABSTRACT
PROC IFIP CONGRESS, LJUBLJANA, 1971, P 85-80
676. HOPE, A.A.
A PLANAR GRAPH DRAWING PROGRAM
SOFTWARE, VOL 1, P 83-91, 1971
677. HOPE, A.A.
COMPONENT PLACEMENT THROUGH GRAPH PARTITIONING IN COMPUTER-AIDED PRINTED WIRING BOARD DESIGN
ELECTRONICS LETTERS, VOL 9, NO 4, FEBRUARY 1972, P 87-88.
678. HORRST, E.
COMPUTER AIDED DEVELOPMENT OF COMPUTERS BY MEANS OF DISPLAY UNITS
PROC ONLINE 72, UXBRIDGE, ENGLAND, SEPT 1972, VOL 2, P 793-817
679. HORNBUCKLE, G.D.
MINICOMPUTERS APPLIED TO COMPUTER-AIDED DESIGN.
IEEE INTERCON, NEW YORK, MARCH 1972
680. HORNBUCKLE, G.D. & SPANN, R.N.
DIAGNOSIS OF SINGLE GATE FAILURES IN COMBINATIONAL CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-18, NO 3, P 216-220, MARCH 1969
ALSO IEEE COMPUTER GROUP REPOSITORY, K 68-158, 19 PP
681. HORNBUCKLE, G.D. & THOMAS, F.L.
COMPUTER-AIDED LOGIC DESIGN ON THE IX-2 COMPUTER
682. HOFNE, N.W.
THE WIRING PROCESS OF A DESIGN AUTOMATION SYSTEM FOR TELEPHONE EXCHANGES
PROC 1966 BRITISH JOINT COMPUTER CONF, EASTHOORN, MAY 1966, P 149-155
683. HORNFECK, W.A.
EFFICIENT GENERATION OF MINIMUM FAULT TEST SCHEDULES FOR COMBINATIONAL LOGIC NETWORKS
PHD THESIS, AUBURN UNIV, 1971, 189 PP, SUP C.C. CARROLL;
DISS ABSTR VOL 32, NO 6, P 3356B; UNIV MICROFILMS NO 72-678
684. HORNFECK, W.A. & CARROLL, C.C.
ALGORITHMS FOR GENERATING COMPLETE AND MINIMUM TEST SCHEDULES FOR COMBINATIONAL NETWORKS
PROC 5TH HAWAII CONF ON SYSTEM SCIENCES, HONOLULU, JAN 1972, P 296-299
685. HORNFECK, W.A. & CARROLL, C.C.
EFFICIENT GENERATION OF MINIMUM FAULT TEST SCHEDULES FOR COMBINATIONAL LOGIC NETWORKS
AUBURN UNIV, PROJECT THELWIS, TECHNICAL REPT NO AU-T-19, JUNE 1971
686. HOSKING, A.H.
THE USE OF A VERY FAST ROUTING ALGORITHM FOR PRINTED CIRCUIT BOARD DESIGN
MARCONI REVUE, VOL 34, NO 182, P 287-226
687. HOUGHTON, J.
A SYSTEM FOR THE PLACEMENT OF CIRCUIT MODULES.
INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 82-88,
IEEE CONFPUBL NO 51
688. HOUSE, R.W. & RADO, T.
ON A COMPUTER PROGRAM FOR OBTAINING IRREDUCIBLE REPRESENTATIONS FOR TWO-LEVEL MULTIPLE INPUT-OUTPUT LOGICAL SYSTEMS
JACM, VOL 10, NO 1, P 48-77, JAN 1963
689. HOWARTER, D.K.
THE SELECTION OF FAILURE LOCATION TESTS BY PATH SENSITIZING TECHNIQUES
UNIV OF ILLINOIS, COORDINATED SCIENCE LAB, REPT R-316, AUG 1966
690. HOWLE, H.R. & SCHWARTZ, G. & THALER, H.A.
ON LINE LOGICAL SIMULATION SYSTEM (OLLS) - SUMMARY REPORT
CFSTI REPT NG9-30039; MIT, INSTRUM-LAB, REPT E2410, 72PP,
APRIL 1969
691. HOWLE, H.R. & TAVAN, R.W.
THE OLLS SYSTEM
MIT, CHARLES STARR DRAPER LAB., REPT E 2536, OCTOBER 1970

692. ROWIE, H.R. & TAVAN, R.M.
CELLS: ON-LINE LOGICAL SIMULATION SYSTEM
PROC 8-TH DAW, ATLANTIC CITY, JUNE 1971, P 314-323
693. HSIAO, M.Y. & CHIA, D.K.
BOOLEAN DIFFERENCE FOR AUTOMATIC TEST PATTERN GENERATION
IEE TECHNICAL REPT TR 00-2149, DEC 1970
ALSO: IEE COMPUTER GROUP REPOSITORY, R71-92, 1971, 27 P
694. HSIAO, M.Y. & CHIA, D.K.
FUNDAMENTALS OF BOOLEAN DIFFERENCE FOR TEST PATTERN GENERATION
PROC 4TH ANNUAL PRINCETON CONF ON INFORMATION SCIENCES, MARCH 1970
695. HSIAO, M.Y. & CHIA, D.K.
BOOLEAN DIFFERENCE FOR FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL MACHINES
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971, P 9-13
696. HSIAO, M.Y. & CHIA, D.K.
BOOLEAN DIFFERENCE FOR FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL MACHINES
IEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1356-1361, NOV 1971
697. HSIEH, L.P.
OPTIMAL CHECKING EXPERIMENTS FOR SEQUENTIAL MACHINES
ENG SC D THESIS, COLUMBIA UNIV, NY, 1969
698. HSIEH, L.P.
CHECKING EXPERIMENTS FOR SEQUENTIAL MACHINES
IEE TRANS ON COMPUTERS, VOL C-20, NO 10, P 1152-1167, OCT 1971
IEE COMPUTER GROUP REPOSITORY, R 70-113, 48 PP, 1970
699. HURBOLD, R.J.
SOFTWARE PACING OF LIST DATA STRUCTURES FOR INTERACTIVE ENGINEERING DESIGN
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 31-37,
IEE CONF PUBL NO 86
700. HUDSON, P.W.
INTERACTIVE GRAPHICS FOR INTEGRATED CIRCUIT LAYOUT DESIGN
RECORD IEE INT CCNY, 1965, P 384-385
701. HUGHES, J.S. & LALLIER, K.W.
AUTOMATED COMPONENT PLACEMENT AND PIN ASSIGNMENT
IBM REPT 65-825-1422, FEB 1965
702. HURST, R.C.
THE FEASIBILITY OF AN ELECTRICAL/ELECTRONIC (ELECTSYS) WHICH USES THE INTEGRATED CIVIL ENGINEERING SYSTEM (ICES)
UCLA, DEPT OF ELECTRICAL ENGINEERING, MASTER'S THESIS, 1969
703. HURST, R.C. & ROSENSTEIN, A.B.
INTEGRATED COMPUTER AIDED DESIGN SYSTEMS
PROC SJCC 1970, P 287-314
704. HUSON, S.S.
MICROPROGRAMMING
PRENTICE HALL 1970
705. HUTCHINSON, J.D.
AN EFFICIENT METHOD FOR GENERATING FAULT TESTS FOR LSI SEQUENTIAL CIRCUITS
IEE COMPUTER GROUP REPOSITORY, R 70-94, 55 PP, 1970
706. HUTTLY, N.A.
AUTOMATED PRODUCTION OF WIRING SCHEDULES AND PRINTED CIRCUIT LAYOUT
MARCONI REVIEW, VOL 31, P 20-31, 1968
707. HUTTLY, N.A.
THE DESIGN AND PRODUCTION OF ELECTRONIC EQUIPMENT WITH THE AID OF COMPUTERS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1968, P 181-197,
IEE CONF PUBL NO 51
708. HYMAN, B. & WERGES, M.J.
COMPUTER AUTOMATED DESIGN AND THERMAL ANALYSIS OF PRINTED CIRCUIT BOARDS
RECORD 8TH INT ELECTRONIC CIRCUIT PACKAGING SYMP, WESCON 1967, IECF 4/3, P 1-14
709. IBM
ENGINEERING DESIGN DATA PROCESSING AT IBM
IBM GENERAL INFORMATION MANUAL E20-8155
710. IBM
THREE-DIMENSIONAL PLACEMENT AND ROUTING
IBM DATA PROCESSING APPLICATION MANUAL E20-0119-C (84 PP)
711. ICHIKAWA, T. & WATANABE, T.
A SYSTEMATIC METHOD OF FINDING DIAGNOSTIC TEST FUNCTIONS
ELECTRONICS AND COMM IN JAPAN, VOL 52-C, NO 4, P 165-172, 1969
712. ICHIKAWA, T. & WATANABE, T.
A METHOD OF FINDING DIAGNOSTIC TEST FUNCTIONS AND ITS IMPLEMENTATION
IEE COMPUTER GROUP REPOSITORY, R 69-44, 40 PP, 1969
713. IDE, R.E. & SUHOCKI, K.J.
USER'S MANUAL - LCGIC SYSTEM SIMULATOR
IBM REPT 65-578-C1, JANUARY 1965
714. IEE
INT CONF ON COMPUTER-AIDED DESIGN.
UNIV OF SOUTHAMPTON, 15-18 APRIL 1969, IEE CONF PUBL NO 51

715. ILLFALVI-VITE
TOPOLOGICAL PLANNING OF THIN-FILMED RESISTORS USING A COMPUTER
PERIODICA POLYTECHNICA, EL ENG, VOL 16, NO 3, P 301-318, 1972
716. INAGAMI, M.
FAULT DIAGNOSIS OF COMBINATIONAL CIRCUITS USING BOOLEAN DIFFERENCE
PROC 1ST USA-JAPAN COMPUTER CONF, TOKYO, OCT 1972, P 419-425
717. INOSE, H. & SAKAUCHI, M.
SYNTHESIS OF AUTOMATIC FAULT DIAGNOSABLE LOGICAL CIRCUITS BY
FUNCTION CONVERSION METHODS
PROC 1ST USA-JAPAN COMPUTER CONF, TOKYO, OCT 1972, P 426-430
718. IVERSON, K. F.
A COMMON LANGUAGE FOR HARDWARE, SOFTWARE AND APPLICATIONS
PACC IJCC 1962, P 121-129
719. JACKSON, I. M. & BRISHANE, A. D. & SANDUAK, C. P.
AUTOMATED INTERCONNECTION PROCESSES FOR SEMICONDUCTOR INTEGRATED
CIRCUIT SLICES
PROC JOINT CONF ON IC'S, MAY 1967, P 181-191, IEE CONF PUBL NO 30
720. JACKSON, I. M. & MCWE, T. J.
LASF CUTS MASAS TO SIZE
ELECTRONICS, JAN 20, 1969, P 81-84
721. JACOBOWITZ, H.
A LOGIC ORIENTED DIAGNOSTIC PROGRAM
PROC SJCC, 1967, P 761-764
722. JACORY, K.
ENSURING USE OF DESIGN AUTOMATION
RECORD IEE INT CONV, 1965, VOL 13, PT 3, P 1-3
723. JACOBY, S. & LALIBERTE, A. R.
USING A COMPUTER TO DESIGN A COMPUTER
COMPUTERS AND AUTOMATION, APRIL 1966, P 36-39
724. JAGADESAN, N. N.
MINIMISATION OF EXCLUSIVE -OR AND LOGICAL- EQUIVALENCE CIRCUITS
SC.D. THESIS, WASHINGTON UNIV, 125 PP, 1971, SUP V. H. CHUANG &
D. F. WANK ; DISS ABSTR VOL 32, NO 2, P 939H ; UNIV MICROFILMS
NO 71-19844
725. JAIN, G. C. & ADSHEAD, H. G.
AUTOMATIC EXHAUSTIVE TESTING AND DIAGNOSTICS OF SEQUENTIAL
LOGIC NETWORKS
DIGEST INT SYM ON FAULT TOLERANT COMPUTING, JUNE 1972, P 73-78
726. JAIN, G. C. & HELL, R.
AN INTERACTIVE DESIGN SYSTEM FOR LARGE COMPUTERS
PROC ONLIN 72, UYKINDDP, ENGLAND, SEPT 1972, VOL 1, P 221-242
727. JAMISON, J. F.
USERS MANUAL UCARDS (UNION CARBIDE AUTOMATIC ROUTING AND
DESIGN SYSTEM FOR PRINTED CIRCUIT BOARDS)
KEPT A-17J6-REV (CFSTI), 1968
728. JAMISON, J. F.
UCARDS : UNION CARBIDE AUTOMATIC ROUTING AND DESIGN SYSTEM FOR
PRINTED CIRCUIT BOARDS
IBM PROGRAM LIBRARY J60D-16.0.001 (WHITE UP)
728. JAMISON, J. F.
PROGRAMMER'S MANUAL UCARDS (UNION CARBIDE AUTOMATIC ROUTING
AND DESIGN SYSTEM FOR PRINTED CIRCUIT BOARDS)
CFSTI REPT CTC4
730. JARVIS, P. H.
THE DESIGN OF IC MASKS
PROC SYM INTERACTIVE COMPUTER GRAPHICS, DELFT, THE NETHERLANDS,
OCT 1970
731. JARVIS, J. F.
INTERACTIVE GRAPHICS MASK DESIGN PROGRAM
DIGEST ISSCC, 1971, P 116-117
732. JARVIS, J. F.
THE DESIGN OF INTERACTIVE GRAPHICS AIDS TO MASK LAYOUT
PROC IEE, VOL 60, NO 1, P 35-39, JAN 1972
733. JAZAYFRI, N.
A PROGRAMMED INTRODUCTION FOR USERS OF A COMPUTER-AIDED DESIGN
SYSTEM
CASE WESTERN UNIV, MASTER'S THESIS, 197J; ALSO: JENNINGS COMPUTING
CENTER, SEPT 1130, SEPT 1973
734. JELINEK, H. J.
SYSTEM FAULT DIAGNOSIS
PROC 2ND HAWAI CONF ON SYSTEM SCIENCES, JAN 1969, P 873-876
735. JENSEN, P. A.
BIBLIOGRAPHY ON REDUNDANCY TECHNIQUES
W. H. PIERCE, FAILURE TOLERANT COMPUTER DESIGN, AC PRESS, 1968
736. JEPHSON, J. S. & MCQUARRIE, R. P. & VCGELSBERG, R. E.
A THREE-VALUED COMPUTE DESIGN VERIFICATION SYSTEM
IBM SYSTEM J, VOL 8, NO 3, P 178-188, 1969
737. JOHNSON, R. A. & KLETSKY, E. & BRULE, J.
DIAGNOSIS OF EQUIPMENT FAILURES
SYRACUSE UNIV RESEARCH INST, IFCR REPT; ALSO: AD-213376, 1969
738. JONES, F. P. & MAYS, C. H.
AUTOMATIC TEST GENERATION METHODS FOR LARGE SCALE INTEGRATED
LOGIC

- IEEE JOURNAL OF SOLID STATE CIRCUITS, VOL SC-2, P 221-226, 1967
739. KADIS, R. B. & THOMPSON, A. L. & VOLKMAN, W. J., JR & HILL, W. L. & GILLETTE, C
BUILDING-BLOCK PROGRAMS FOR THE LAYOUT OF PRINTED CIRCUIT BOARDS
UTILIZING INTEGRATED CIRCUIT PACKS (DAI'SYS V.2)
PROC 5-TH DAS, WASHINGTON, JULY 1968, P 5.1-5.16
740. KAFTANOGLU, B.
ELECTRICALLY ON GENERAL SOFTWARE SYSTEMS AND APPLICATIONS OF
COMPUTER-AIDED DESIGN
ICT, LONDON, JULY 1966, 19 PP
741. KAHN, H. J. & MAY, J. W. R.
THE USE OF LOGIC SIMULATION IN THE DESIGN OF A LARGE COMPUTER
SYSTEM
PROC IEEE CONF ON COMPUTER SYSTEMS AND TECHNOLOGY, LONDON,
OCT 1972 ; IEEE CONF PROC NO 25, P 19-30
742. KAJITANI, A. & TEZUKA, Y. & KASAHARA, Y.
DIAGNOSIS OF MULTIPLE FAULTS IN COMBINATIONAL CIRCUITS
ELECTR AND COMM IN JAPAN, VOL 52-C, NO 4, P 123-131, 1969
743. KALISH, H. J.
MACHINE AIDED PREPARATION OF ELECTRICAL DIAGRAMS
BELL LABS RECORD, VOL 41, P J38-345, OCT 1963
744. KALLAS, J. L.
COMPUTER-AIDED WIRING DESIGN
BELL LABS RECORD, VOL 42, NO 11, P 342-349, NOV 1964
745. KAVAL, S.
DIAGNOSIS OF INTERMITTENT FAULTS IN DIGITAL SYSTEMS
PHE THESIS, MICHIGAN STATE UNIV, 1972, 156 PP ; DISS ABSTR
VOL JJ, NO 11, P 5241B ; UNIV MICROFILMS NO 73-12748
746. KAVAL, S. & PAGE, C. V.
DETECTION OF INTERMITTENT FAULTS IN COMBINATIONAL CIRCUITS
PROC 10TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY,
P 111-127, OCT 1972
747. KANE, J. R. & YAU, S. S.
ON THE DESIGN OF EASILY TESTABLE SEQUENTIAL MACHINES
RECORDED 12TH ANN SYMP ON SWITCHING AND AUTOMATA THEORY, OCT 1971,
P 36-42
748. KAPOSI, A. A.
LOGIC TESTING BY SIMULATION
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 31-40
IEEE CONF PUBL NO 51
749. KAPOSI, A. A.
NOTES ON COMPUTER AIDED DESIGN OF LOGICAL NETWORKS
COMPUTER AIDED DESIGN, VOL 2, NO 1, P 3-6, 1969
750. KAPOSI, A. A. & HOLMES, E. R.
TRANSIENT TESTING OF LOGIC NETWORKS
COMPUTER AIDED DESIGN, VOL 2, P 23-28, 1969
751. KAPOSI, A. A. & HOLMES, E. R.
LOGIC NETWORK ANALYSIS
COMPUTER AIDED DESIGN, VOL 3, NO 1, P 9-18, AUG 1970
752. KAPOSI, J. F. & KAPOSI, A. A.
TESTING SWITCHING NETWORKS FOR SHORT-CIRCUIT FAULTS
ELECTRONICS LETTERS, VOL 8, NO 24, P 586-587, NOV 1972
753. KARP, R. W.
FUNCTIONAL DECOMPOSITION OF SWITCHING CIRCUIT DESIGN
JSIAM, VOL 11, P 291-335, JUNE 1965
754. KARP, R. W. & MCFARLIN, F. F. & ROTH, J. P. & WILTS, J. K.
A COMPUTER PROGRAM FOR THE SYNTHESIS OF COMBINATIONAL SWITCHING
CIRCUITS
PROC 2ND ANNUAL SYM ON SWITCHING CIRCUIT THEORY AND LOGICAL
DESIGN, 192-194, OCT 1961
755. KASKEY, Y. & LUOFF, H. & PRYWES, N. S.
APPLICATIONS OF COMPUTERS TO CIRCUIT DESIGN FOR UNIVACS LARC
PROC WJCC, 1961, P 185-205
756. KATZ, D. & PARDEE, S.
PROGRAMS AND MACHINES IN DESIGN AND LAYOUT OF IC'S
IEEE INT CONV 1971, P 634-635
757. KATZ, J. M.
OPTIMIZING BIT TIME COMPUTER SIMULATION
CACM, VOL 6, NO 11, P 678-685, NOV 1963
758. KATZENELSON, J.
AEDNFT, A SIMULATOR FOR NON-LINEAR NETWORKS
PROC IEEE, VOL 54, NO 11, P 1536, NOV 1966
759. KAUTZ, W. H.
AUTOMATIC FAULT DETECTION IN COMBINATIONAL SWITCHING NETWORKS
PROC AILE 2ND ANNUAL SYMPOSIUM ON SWITCHING THEORY AND LOGICAL
DESIGN, OCT 1961, P 155-214
760. KAUTZ, W. H.
FAULT DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS
DIGEST 1ST ANNUAL IEEE COMPUTER CONF, CHICAGO, SEP 1967, P2-5
761. KAUTZ, W. H.
TESTING FAULTS IN COMBINATIONAL CELLULAR ARRAYS
PMCC 8TH ANNUAL SYM ON SWITCHING AND AUTOMATA THEORY, AUSTIN,
OCT 1967, P 161-174
762. KAUTZ, W. H.

763. FAULT TESTING AND DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-17, NO 4, P 352-366, APRIL 1968
KAUTZ, W.H.
TESTING FOR FAULTS IN WIRING NETWORKS
IEEE COMPUTER GROUP REPOSITORY, R 72-212, 14 P, 1872
764. KAWASAKI, J. & ENDO, H.
FUNDAMENTAL RULES FOR IMPLEMENTING AND WIRING OF IC PACKAGES
ELECTRICAL ENG IN JAPAN, VOL 92, NO 3, P 130-140, MAY-JUNE 1972
765. KEINER, W.L.
FAULT DIAGNOSIS FOR THE POSEIDON FIRE CONTROL COMPUTER
NAVAL WEAPONS LAB, TECH REPT TR-2538, MAY 1971
766. KEINER, W.L.
FUNCTIONAL TESTING - A USER LOOKS AT LOGIC SIMULATION
PROC 10TH DAW, PORTLAND, JUNE 1973, P 151-158
767. KENNEY, J.L.
BUNDLING (CABLE SIGNAL ASSIGNMENT)
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 15.1-15.19
768. KENNIGAN, B.W.
SOME GRAPH PARTITIONING PROBLEMS RELATED TO PROGRAM SEGMENTATION
PHD THESIS, PRINCETON UNIV, JAN 1969
769. KERNIGAN, B.W. & LIN, S.
AN EFFICIENT HEURISTIC PROCEDURE FOR PARTITIONING GRAPHS
BSTJ, VOL 49, NO 2, P 291-307, FEB 1970
770. KERNIGAN, B.W. & SCHWEIKERT, D.G. & PERSKY, G.
AN OPTIMUM CHANNEL ROUTING ALGORITHM FOR POLYCELL LAYOUTS OF INTEGRATED CIRCUITS
PROC 13TH DAW, PORTLAND, JUNE 1973, P 50-59
771. KIME, C.R.
A FAILURE DETECTION METHOD FOR SEQUENTIAL CIRCUITS
DEPT OF EL ENG, UNIV CF IOWA, REPT 66-13, JAN 1966
(PHD THESIS)
772. KIME, C.R.
AN ORGANISATION FOR CHECKING EXPERIMENTS OR SEQUENTIAL CIRCUITS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-15, NO 1, FEB 1966,
P 113-115
773. KING, C.R.
A DIAGNOSTIC ANALYSIS MODEL FOR DIGITAL SYSTEMS
PROC 2ND HAWAI INT CONF ON SYSTEMS SCIENCES, 1969, P 881-884
774. KING, C.R.
AN ANALYSIS MODEL FOR DIGITAL SYSTEM DIAGNOSIS
IEEE TRANS ON COMPUTERS, VOL C-19, NO 11, P 1063-1073, NOV 1970
775. ALSO: IEEE COMPUTER GROUP REPOSITORY, R70-19, 4N PP
AIME, C.K. & ELLENBECKER, M.J.
THE GENERALIZED FAULT TABLE AND ITS USE IN DIAGNOSTIC TEST SELECTION
PROC NEC, VOL 25, P 663-667, DEC 1969
KINOSHITA, K.
SOME CONSIDERATIONS ON THE FAULT DIAGNOSIS OF SEQUENTIAL CIRCUITS
ELECTRONICS AND COMMUNICATIONS IN JAPAN, VOL 46, P 20-28, SEP 1963
776. KIRRY, D.B. & ROSENTHAL, C.W.
A COMPUTER PROGRAM FOR PREPARING WIRING DIAGRAMS
AIEE, TRANS ON COMM AND ELECTRONICS, VOL 80, P 509-513, NOV 1961
PAPER 60-1397
777. KIRPATRICK, T.I. & CLARK, N.R.
PERT AS AN AID TO LOGIC DESIGN
IBM J OF RESEARCH AND DEVELOPMENT, VOL 10, NO 2, P 135-141, 1966
778. KIYAMURA, T. & WATANABE, T.
PRESENT AND FUTURE IN DESIGN AUTOMATION SYSTEMS
PROC 10TH DAW, PORTLAND, JUNE 1973, P 222-227
779. KJELKERUD, E.
A COMPUTER PROGRAM FOR THE SYNTHESIS OF SWITCHING CIRCUITS BY DECOMPOSITION
IEEE TRANS ON COMPUTERS, VOL C-21, NO 6, P 568-573, JUNE 1972
ALSO: IEEE COMPUTER SOCIETY REPOSITORY, #71-24.
780. KLAMERUS, L.J.
COMPUTER CATALOG FOR ELECTRONIC COMPONENTS
SANDIA LABS, REPT SC-DM-720816, 26 PP, NOV 1972
NHS SC-DM720816
781. KLAYTON, A.R.
FAULT ANALYSIS FOR COMPUTER MEMORY SYSTEMS AND COMBINATIONAL LOGIC NETWORKS
PHD THESIS, LEHIGH UNIV 1971, 181 PP; DISS ABSTR VOL 32, NO 5, P 2710B; UNIV MICROFILMS NO 71-27723
782. KLAYTON, A.R. & BARETTI, W.A. & LARRY, A.I.
FAULT DETECTION AND DIAGNOSIS OF MEMORY SYSTEM FAULTS
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 269-277
783. KLAYTON, A.R. & SUSSKIND, A.K.
MULTIPLE FAULT DETECTION TESTS FOR LOOP-FREE LOGIC NETWORKS
DIGEST IEEE INT COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 77-78
784. KLEMTSMO, K.R. & MINTURN, G.A. & WRIGHT, A.I.
GRAPHIC DISPLAY TECHNIQUES IN THE AUTOMATED INTERCONNECTION PROCESS
PROC 5TH DAW, WASHINGTON, JULY 1968, P 20.1-20.16

786. KLOCCMA, M. & CASE, P. W. & GRAFF, H. H.
THE RECORDING, CHECKING AND PRINTING OF LOGIC DIAGRAMS
PROC FJCC, 1958, P 108-118
787. ANDRSEN, M.
PMSL : AN INTERACTIVE LANGUAGE FOR HIGH LEVEL DESCRIPTION
AND ANALYSIS OF COMPUTER SYSTEMS
TECH REPT, DEPT OF COMPUTER SCIENCE, CARNEGIE MELLON UNIV, 1972
788. ANDRSEN, M. J.
PMSL - AN INTERACTIVE LANGUAGE FOR SYSTEM LEVEL DESCRIPTION AND
ANALYSIS OF COMPUTER STRUCTURES
PHD THESIS, CARNEGIE MELLON UNIV, 1972, 262 P
DISS ABSTR, VOL 34, NC 3, P 1067B; UNIV MICROFILMS NO 73-21081
789. ANDRSEN, M. J.
PMSL, AN INTERACTIVE LANGUAGE FOR SYSTEM-LEVEL DESCRIPTION AND
ANALYSIS OF COMPUTER SYSTEMS
ABSTRACTS COMPUTER SCIENCE CONF, COLUMBUS, OHIO, FEB 1973,
SESSION 14C4
790. AGDAPANI, A. E. & SWAMY, S.
DIAGNOSIS OF SINGLE CELL FAILURES IN CUTPOINT CELLULAR ARRAYS
IEEE COMPUTER GROUP REPOSITORY, R72-235, 15 P, 1972
791. KODRES, U. R.
GEOMETRICAL POSITIONING OF CIRCUIT ELEMENTS IN A COMPUTER
AIEE FALL GENERAL MEETING, OCT 1959, PAPER CP-59-1172
792. KODRES, U. R.
FORMULATION AND SOLUTION OF THE CIRCUIT CARD DESIGN PROBLEM
THROUGH USE OF GRAPH METHODS
IBM TECHNICAL REPT 00-796, 1961
793. KODRES, U. R.
FORMULATION AND SOLUTION OF CIRCUIT CARD DESIGN PROBLEMS THROUGH
USE OF GRAPH METHODS
PROC IJCC SYMP, BOULDER, COLORADO
ADVANCES IN ELECTRONICS CIRCUIT PACKAGING, G. A. WALKER, ED.,
VOL 2, P 121-142, 1961
794. KODRES, U. R.
FORMULATION AND SOLUTION OF CIRCUIT CARD DESIGN PROBLEMS THROUGH
USE OF GRAPH METHODS
ADVANCES IN ELECTRONIC CIRCUIT PACKAGING, VOL 2, ED BY G. A. WALKER
PLENUM PRESS, NEW YORK, P 121-142, 1962
795. KODRES, U. R.
LOGIC CIRCUIT LAYOUT
PROC JOINT CONF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ARABEIN, OCT 1969, P 165-191
796. KODRES, U. R.
PARTITIONING AND CARD SELECTION
M. A. FREUER, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 4),
PRENTICE HALL, 1972
797. KODRES, U. R. & LIPPMAN, H. E.
SLT BOARD LAYOUT
IBM TECHNICAL REPT 00-1010, MARCH 1964
798. KOFORD, J. & WALAKA, K.
FAIKSIN II : USER'S MANUAL
FAIRCHILD SEMICONDUCTOR, 48 P, 1969
799. KOFORD, J. S. & MAYS, C. H.
CUSTOM DESIGN OF MOS LSI
IEEE COMPUTER GROUP CONF, 1968, P 20-22
800. KOFORD, J. S. & STRICKLAND, P. R. & SPONZINSKI, G. A. & HUBACHEN, E. M.
USING A GRAPHIC DATA PROCESSING SYSTEM TO DESIGN A TRUCK FOR
MANUFACTURING HYBRID INTEGRATED CIRCUITS
PROC FJCC 1966, P 229-246
801. KOGA, Y.
A CHECKING METHOD OF WIRING
PROC 7TH DAV, SAN FRANCISCO, JUNE 1970, P 173-177
802. KOGA, Y.
A CHECKING METHOD OF WIRING
IEEE COMPUTER GROUP REPOSITORY, R 70-77, 18 PP, 1970
803. KOGA, Y. & CHEN, C. & MAENURA, K.
A METHOD OF TEST GENERATION FOR FAULT LOCATION IN COMBINATIONAL
LOGIC
PROC FJCC, 1970, P 69-78
804. KOGA, Y. & HIRATA, F.
FAULT LOCATION TEST GENERATION FOR COMBINATIONAL LOGIC NETWORKS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, JUNE 1972, P131-136
805. KOHAVI, I.
FAULT DIAGNOSIS OF LOGICAL CIRCUITS
PROC 10TH ANNUAL SYMP SWITCHING AND AUTOMATA THEORY, OCT 1969,
P 166-173
806. KOHAVI, I.
FAULT DETECTION EXPERIMENTS FOR LOGICAL NETWORKS
PHD THESIS, POLYTECHNIC INST OF BROOKLYN, 1970, 109 PP
SUP E. J. SMITH ; DISS ABSTR, VOL 31, NO 7, P 4047H ; UNIV
MICROFILMS NO 70-26071
807. KOHAVI, I.
DETECTION OF FAULTS IN COMBINATIONAL LOGIC NETWORKS
IEEE COMPUTER GROUP REPOSITORY, R 70-110, 46 PP, 1970

808. KHAVI, I. & KHAVI, Z.
VARIABLE LENGTH DISTINGUISHING SEQUENCES AND THEIR APPLICATION
TO THE DESIGN OF FAULT DETECTION EXPERIMENTS
IEEE TRANS ON COMPUTERS, VOL C-17, P 792-795, AUG 1968
809. KHAVI, I. & KHAVI, Z.
DETECTION OF MULTIPLE FAULTS IN COMBINATIONAL LOGIC NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 6, P 556-568, JUNE 1972
810. KHAVI, Z. & LAVALLEE, P.
DESIGN OF DIAGNOSABLE SEQUENTIAL MACHINES
PROC SUCC, 1967, P 713-718
811. KHAVI, Z. & LAVALLEE, P.
DESIGN OF SEQUENTIAL MACHINES WITH FAULT DETECTION CAPABILITIES
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 473-484, AUG 1967
812. KHAVI, Z. & SPIRES, D.A.
DESIGNING SETS OF FAULT DETECTION TESTS FOR COMBINATIONAL
LOGIC CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 12, P 1463-1469, DEC 1971
813. KHAVI, Z. & SPIRES, D.A.
DETECTION OF FAILURES IN COMBINATIONAL DIGITAL CIRCUITS
PROC ICB, VOL 118, NO 5, P 643-648, MAY 1971
814. KOJIMA, S. & TAKARA, C. & KANADA, H.
GENERATION AND REDUCTION OF DIAGNOSTIC DATA
IEEE COMPUTER GROUP REPOSITORY, 872-181, 22 P, 1972
815. KLIAS, J. I.
TRENDS IN HIGH SPEED COMPUTER PACKAGING INTERCONNECTIONS
PROC NEPCON, 1970, P 9.1-9.12
816. KOO, C. C. & MILZI, J. V. & PASODARIELLO, J.
AN EXPERIMENTAL INTERACTIVE LOGIC NETWORK ANALYZER
RECORD 4TH ASIMLCHAR CONF ON CIRCUITS AND SYSTEMS, P 203-207, 1970
817. KORN, N. L.
PIN ASSIGNMENT IN AUTOMATED PRINTED CIRCUIT BOARD DESIGN
PROC 9TH DAW, DALLAS, JUNE 1972, P 72-79
818. KVIJANIC, P.
AN INTERACTIVE SYSTEM AS A TOOL FOR AUTOMATED LOGICAL DESIGN
CASE WESTERN RESERVE UNIV, MASTER'S THESIS, 1973
819. KOZAWA, T. & HORINO, H. & WATANABE, K. & NAGATA, M.
BLOCK AND TRACK METHOD FOR AUTOMATED LAYOUT GENERATION OF MOS-LSI
ARRAYS
DIGEST ISSCC 1972, P 62-63
820. KRAPCHIN, A. I. & POKROVSKII, A. N. & MALGINOV, E. N.
PACKAGING AND PLACEMENT OF MODULES IN AUTOMATED DESIGN OF
821. KRARUP, J.
A BRANCH-BOUND ALGORITHM FOR A WIRING PROBLEM
BIT, VOL 9, NO 2, P 133-156, 1969
822. KREINICK, S. J.
A COMPUTER PROGRAM TO DESIGN PRODUCTION SPECIFICATIONS FOR
INTEGRATED CIRCUIT TRANSISTERS
MASTER'S THESIS, IOWA STATE UNIV, FEB 1970
823. KRUEWALL, T. J. & MILLER, N. R.
CIBOL - AN INTERACTIVE GRAPHICS PROGRAM USED IN THE DESIGN OF
PRINTED CIRCUIT BOARDS AND GENERATION OF ASSOCIATED ARTMASIERS
PROC 8TH DAW, JUNE 1971, P 304-313
824. KRIZ, I. A.
MACHINE IDENTIFICATION CONCEPTS OF PATH SENSITIZING FAULT DIAGNOSIS
PROC 10TH ANNUAL SYM ON SWITCHING AND AUTOMATA THEORY, WATERLOO,
CANADA, OCT 1969, P 174-181
825. KRIZ, I. A.
A PATH SENSITIZING ALGORITHM FOR DIAGNOSIS OF MINARY SEQUENTIAL
LOGIC
PROC IEEE INT COMPUTER GROUP CONF, WASHINGTON, JUNE 1970,
P 251-259
826. KROLAK, P. & FELTS, W. & MABLE, G.
A MAN-MACHINE APPROACH TOWARDS SOLVING THE TRAVELLING SALESMAN
PROBLEM
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 250-264
827. KRCSNER, S. P. & SASS, W. H.
REVISITING AN OPERATIONAL GRAPHIC DESIGN SYSTEM
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 100-117
828. KRCSNER, S. P. & SHATTUCK, P. B. & QUARTELL, G. J.
IBM TECH DISCLOSURE BULLETIN, VOL 14, NO 4, P 1242-1243, SEPT 1971
829. KURO, M. & NAGATA, M. & KOZAWA, T. & FUJITA, M.
LSI LAYOUT BY AN ADVANCED FIXED PATTERN APPROACH
ELECTRICAL ENGINEERING IN JAPAN, VOL 91, NO 4, P 1-9, JULY 1972
830. KUHN, H. W.
THE HUNGARIAN METHOD FOR THE ASSIGNMENT PROBLEM
NAVAL RESEARCH LOGISTICS QUARTERLY, VOL 2, NO 1-2, P 83-97, 1955
831. KUHN, H. W.
VARIANTS OF THE HUNGARIAN METHOD FOR ASSIGNMENT PROBLEMS

- NAVAL RESEARCH LOGISTICS QUARTERLY, VOL 3, NO 4, P 253-258, 1956
832. KUNTZMANN, J. & CCHAIN, R. & LACOUR, J. & MIRAT, G. & VINCENT-CARREFOUR, J.
LA CONCEPTION ASSISTEE PAR ORDINATEUR (CAO) DANS LES DOMAINES DE L'ELECTRONIQUE ET DES ENSEMBLES LOGIQUES
CNDF ELECTRIQUE, VOL 49, NO 1, P 3-11, JAN 1968
833. KUO, F. F.
PROC IEEE, VOL 54, NO 6, P 820-829, JUNE 1966
834. KUO, F. F.
ELECTRONIC CIRCUIT DESIGN BY COMPUTER
PROC COMPUTER 70, TOKYO, JAPAN, OCT 1970, P 157-159
835. KUO, F. F. & MAGNUSON, W. G.
A DESIGN SUPERVISORY MONITOR SYSTEM FOR COMPUTER-AIDED CIRCUIT DESIGN
PROC NFC, VOL 24, P 760-763, DEC 1968
836. KUO, F. F. & MAGNUSON, W. G.
COMPUTER ORIENTED CIRCUIT DESIGN
PRENTICE HALL, 1968
837. KUO, F. F. & MAGNUSON, W. G.
AN OVERVIEW OF COMPUTER-AIDED CIRCUIT DESIGN
HAWAI UNIV, HONOLULU, DEPT OF ELECTRICAL ENGINEERING, 1969
CLEARINGHOUSE AD 682 891
838. KUO, F. F. & MAGNUSON, W. G. & WALSH, P. J.
COMPUTER GRAPHICS IN ELECTRONICS DESIGN
LAWRENCE RAD LABS, REPT 71170, JULY 1968
839. KUO, F. F. & MAGNUSON, W. G. & WALSH, P. J.
COMPUTER GRAPHICS IN ELECTRONICS DESIGN
DATAMATION, VOL 1, NO 3, MARCH 1969
840. KUKIOWSKI, G.
SUK LE PROBLEME DES COURBES GAUCHES EN TOPOLOGIE
FUNDAM. MATH., VOL 15, P 271, 1930
841. KURODA, A. & WADA, A. & TSUKAMOTO, Y.
DESIGN AUTOMATION SYSTEM FOR ELECTRONIC CIRCUIT PACKAGE USED IN ELECTRONIC SWITCHING SYSTEMS
FUJITSU SCIENTIFIC AND TECHNICAL J, VOL 8, NO 1, P 47-69, MARCH 1972
842. KURTZBERG, J. M.
APPROXIMATION METHODS FOR SOLUTION OF LARGE SCALE ASSIGNMENT PROBLEMS
BURROUGHS TECH REPT TR-60-32, JUNE 1960
843. KURTZBERG, J. M.
BACKBOARD WIRING ALGORITHM FOR THE PLACEMENT AND CONNECTION ORDER
- PROBLEMS
BURROUGHS REPT TR60-40, JUNE 1960
844. KURTZBERG, J. M.
ON APPROXIMATION METHODS FOR THE ASSIGNMENT PROBLEM
JACM, VOL 9, NO 4, P 419-439, OCT 1962
845. KURTZBERG, J. M.
ALGORITHMS FOR BACKPLANE FORMATION
SYMP ON MICROELECTRONICS AND LARGE SYSTEMS (ED. S. J. ATHLIS), P 51-76, SPARTAN BOOKS, 1964
846. KURTZBERG, J. M.
COMPUTER MECHANIZATION OF DESIGN PROCFDURMS
PROC 6TH ANNUAL AIEE CONF, DETROIT, OCT 1964
847. KURTZBERG, J. M.
A NOTE ON THE PERFORMANCE CONSTRAINED COMPONENT SELECTION PROBLEM
PROC JOINT CONF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN, ANAHEIM, OCT 1969, P 435
848. KURTZBERG, J. M. & LESIE, B.
INITIAL CARD PLACEMENT ALGORITHM : AN EVALUATION
BURROUGHS REPT TP61-44, AUG 1961
849. KURTZBERG, J. M. & GORMAN, D. F. & RUSSO, R. L. & DONATH, W. F. & BREUER, J. A.
COMPUTER DESIGN AUTOMATION : WHAT NOW AND WHAT NEXT
PROC FCCC 1968, P 1439-1503
850. KUSUNOKI, A.
DEX - DESIGN AUTOMATIC SYSTEM COOPERATIVE DEVELOPMENT
PROC 10TH DAW, PORTLAND, JUNE 1973, P 187-192
851. LAHAHN, P. R.
CAM SOFTWARE - INPUTS REQUIRED AND OUTPUTS PRODUCED
RECORD WFSCON, 1971, SESSION 22-2
852. LAMBERT, A. G.
AICADS - INTEGRATED INTERACTIVE COMPUTER AIDED DESIGN SYSTEM
PHD THESIS, UNIF OF MISSOURI, ROLLA, 1972, 86 PP ; DISS ABSTR, VOL 34, NO 1, P 222B ; UNIV MICROFILMS, NO 73-17087
853. LAND, A. H. & STAIRS, S. W.
THE EXTENSION OF THE CASCADE ALGORITHM TO LARGE GRAPHS
MANAGEMENT SCIENCE, VOL 14, NO 1, P 28-33, SEP 1967
854. LANDGRAFF, R. W.
FAULT DETECTION, LOCATION AND RECOVERY ALGORITHMS IN THE DESIGN OF MAINTAINABLE SYSTEMS
PHD THESIS, NORTHWESTERN UNIV, 1970, 127 PP ; DISS ABSTR, VOL 31, NO 10, P 5980B ; UNIV MICROFILMS, NO 71-10146
855. LANDGRAFF, R. W. & YAU, S. S.

73-21452

880. LEVINS, D.F.A.
THE USE OF A GRAPHICAL DISPLAY IN THE AUTOMATIC DESIGN OF PRINTED CIRCUIT BOARDS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 11-20,
IEE CONF PUBL NO 51
881. LEEVERS, D.F.A.A.
AUTOMATIC PRINTED CIRCUIT BOARD DESIGN USING A GRAPHICAL DISPLAY
CONF ON COMPUTER SCIENCE AND TECHNOLOGY, UNIV OF MANCHESTER,
JULY 1969, P 29-37; IEE CONF PUBL NO 55
882. LEEVERS, D.F.A.A.
COMPUTER-AIDED DIGITAL DESIGN
INFOFCH STATE-OF-THE-ART REPORT ON NEW TECHNOLOGIES, P 421-443,
1971
883. LEFAOVLITZ, D.
FILE STRUCTURES FOR ON-LINE SYSTEMS
SPARTAN HOUSE, 1969
884. LEHMAN, M. & ESHED, R. & NETTER, L.
THE CHECKING OF COMPUTER LOGIC BY SIMULATION ON A COMPUTER
COMPUTER J, VOL 6, NO 2, P 154-162, JULY 1963
885. LEINER, A.L. & WEINBERGER, A. & COLEMAN, C. & LOBERMAN, H.
USING DIGITAL COMPUTERS IN THE DESIGN AND MAINTENANCE OF NEW COMPUTERS
IME TRANS ON ELECTRONIC COMPUTERS, VOL 10, P 680-690, DEC 1961
886. LEACS, A.A.
FUNCTIONAL SIMULATION TECHNIQUES FOR A TIME DOMAIN INTERCHANGEABLE FUNCTIONAL AND GATE-LEVEL SIMULATION ENVIRONMENT
PHD THESIS, SOUTHERN METHODIST UNIV, 1972, 181P(SUPERVISOR S.A. SZYGDEN) ; DISSERTATION ABSTRACTS, VOL 33, NO 9, P 4234B, MARCH 1973, UNIVERSITY MICROFILMS, ORDER NO 73-5202
887. LEMPEL, A. & EVEN, S. & CEDERBAUM, I.
AN ALGORITHM FOR PLANARITY TESTING OF GRAPHS
INT SYM ON GRAPH THEORY, KCME 1966
888. LEPAILLEZ, F. & SARRE, A. & WATERLCT, B.
CRISMASS : A TOOL FOR CONCEPTION, REALIZATION, IMPLEMENTATION AND SIMULATION OF SEQUENTIAL SYNCHRONOUS MACHINES
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 59-71,
IEE CONF PUBL NO 51
889. IERNA, P. & MAJCRANI, E.
AN ALGORITHM FOR CONNECTING N POINTS WITH A MINIMUM NUMBER OF CROSSINGS
CALCULC, VOL 1, P 257-265, 1964
890. LEVI, G. & LUCCIO, F.
A TECHNIQUE FOR GRAPH EMBEDDING WITH CONSTRAINTS ON NODE AND ARC CORRESPONDENCES
NEW YORK UNIV, DEPT OF EL ENG, REPT 400-207, JULY 1970
891. LEVI, G. & LUCCIO, F.
A WEIGHTED GRAPH EMBEDDING TECHNIQUE AND ITS APPLICATION TO AUTOMATIC CIRCUIT LAYOUT
CALCOLO, VOL 4, NO 1-2, P 48-60, 1971
892. LEVI, G. & LUCCIO, F.
A TECHNIQUE FOR GRAPH EMBEDDING WITH CONSTRAINTS ON NODE AND ARC CORRESPONDENCES
INFORMATION SCIENCES, VOL 5, P 1-24, 1973
893. LEVY, H.M. & BRAY, D.W.
FAULT DETECTION METHODS IN COMBINATIONAL DIGITAL LOGIC NETWORKS
CLARKSON COLLEGE OF TECHNOLOGY, POTSDAM, NY, REPT KADC-1W-72-345,
JAN 1973, 133PP (NTIS AD 760 543)
894. LEWALLEN, D.R.
MOS LSI COMPUTER AIDED DESIGN SYSTEM
PROC 6TH DAV, MIAMI BEACH, JUNE 1969, P 91-101
895. LEWIN, D.W. & PURSLOW, E.J. & HENNETTS, R.O.
COMPUTER ASSISIED LOGIC DESIGN - THE CALD SYSTEM
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 343-351,
IEE CONF PUBL NO 86
896. LEWIN, D.W. & WATERS, W.C.
COMPUTER AIDS TO LOGIC SYSTEM DESIGN
COMP BULLETIN, VOL 13, P 382-388, NOV 1969
897. LEWIS, D.W.
HAZARD DETECTION BY A QUINARY SIMULATION OF LOGIC DEVICES WITH ROUNDDED PROPAGATION DELAYS
PROC 8TH DAV, DALLAS, JUNE 1972, P 157-164
898. LEWIS, P.F.
NAME : A CAD SYSTEM FOR THE DESIGN OF HYBRID MICROELECTRONIC CIRCUITS
ISSCC 71 DIGEST, P 114-115 (FEBRUARY 1971)
899. LEWIS, N. & SEGAL, R.
DAMES - AN INTEGRATED SYSTEMS APPROACH TO COMPUTER-AIDED DESIGN OF ELECTRONIC SYSTEMS
PROC 5TH DAV, WASHINGTON, JULY 1968, P 27.1-27.16
900. LEWIS, R.S.
AN APPROACH TO TEST PATTERN GENERATION FOR SYNCHRONOUS SEQUENTIAL CIRCUITS
PHD THESIS, SOUTHERN METHODIST UNIV, 1967, 129 PP, SUP F.W. TATUM
DISS ABSTR: VOL 29, NC 3, P 1007B; UNIV MICROFILMS, NO 65-11643

902. LIBERMAN, A.H.
A SYSTEM FOR COMPUTER AIDED SYNTHESIS OF DIGITAL LOGIC CIRCUITS
L-ENG. THESIS, UNIV OF DETROIT, 1968, 139 PP ; DISS ABSTR, VOL 30,
NO 2, P 6500 ; UNIV MICROFILMS, NO 68-12317
903. LIDDELL, P.
DECOUPAGE SYNTAQUE DE SYSTEMES LOGIQUES DECRITES EN CASSANDRE
THESES, UNIV OF GRENoble, MARCH 1970
904. LIN, P.-N.
ON METHODS OF DETECTING PLANAR GRAPHS
PROC EIGHT MIDWEST SYM ON CIRCUIT THEORY, P 1.1-1.9, 1965
905. LIN, S.
COMPUTER SOLUTIONS OF THE TRAVELLING SALESMAN PROBLEM
ESTJ, VOL 44, P 2245-2269, 1965
906. LINDERS, J.G. & VANCLEEMPUT, W.M.
AN INTERACTIVE SYSTEM FOR COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT
BOARDS
PROC 25TH ACM NAT CONF BOSTON, AUG 1972, P 390-397
907. LINDERS, J.G. & VANCLEEMPUT, W.M.
AN INTERACTIVE SYSTEM FOR COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT
BOARDS
RESFACH REPT CSRR-2067, UNIV OF WATERLOO, DEPT OF APPLIED
ANALYSIS AND COMPUTER SCIENCE, JUNE 1972
908. LINDGREN, A.G.
COMPUTER-AIDED CIRCUIT DESIGN : A USER'S VIEWPOINT
SIMULATION, VOL 16, P 195-206 (MAY 1971)
909. LINNEMANN, F.G. & MINICH, C.E.
LOGIC DESIGN SYSTEM
PROC 8TH DAN, ATLANTIC CITY, JUNE 1971, P 324-346
910. LIU, I.-K.
SYNTHESIS OF LOGIC NETWORKS WITH MCS COMPLEX CELLS
PHD THESIS, UNIV OF ILLINOIS, 1972, 232 PP ; DISS ABSTR, VOL 33,
NO 10, P 4761B ; UNIV MICROFILMS, NO 73-9885
911. LIU, T.S.-LAI
SYNTHESIS OF LOGIC NETWORKS WITH MCS COMPLEX CELLS
UNIV OF ILLINOIS, DEPT OF CS, REPT R72-517, MAY 1972,
NTIS PA-210-208
912. LICHERMAN, H. & WEINBERGER, A.
FORMAL PROCEDURES FOR CONNECTING TERMINALS WITH A MINIMUM TOTAL
WIRE LENGTH
JOURNAL ACM, VOL 4, NO 4, P 428-433, 1957
913. LOCK, A. & LYPKING, L.W. & LIVITSANOS, A.
DESIGN AUTOMATIC SYSTEMS
PROC OF THE 5TH HAWAI INT CONF ON SYSTEM SCIENCES, HONOLULU
JANUARY 11-13, 1972.
914. LCDATO, V.A.
THE MINIMIZATION OF DISTANCE IN PLACEMENT ALGORITHMS.
COMPUTER JOURNAL, VOL 14, NO J, P 260-262, AUG 1971
915. LOGAN, J.K.
A DETEXINISTIC NETWORK SYNTHESIS
PROC NEC, 1969, P 645-650
916. LOGCHUK, R.D. & POWER, C.M. & KWCK, H.L.
ICES TABLE 1 - AN ICES FILE STORAGE SUBSYSTEM
MIT, DEPT OF CIVIL ENG., REPT R67-58, SEP 1967
917. LOGFITZ, J.C. & VINCHON, C.
MISE EN APPLICATION DE LA CONCEPTION ASSISTEE PAR ORDINATEUR
(APPLYING COMPUTER AIDED DESIGN) - IN FRENCH -
COMMUNICATION ET ELECTRONIQUE, NO 35, P 57-64, OCT 1971.
918. LOOMIS, S.H.
DESIGN AUTOMATION, AN OVERVIEW
PROC OF THE 5TH HAWAI INT CONF ON SYSTEM SCIENCES, HONOLULU
JANUARY 1972, P 181-183
919. LUCAS, P.
REQUIREMENTS ON A LANGUAGE FOR LOGICAL DATA PROCESSING
PROC IFIP CONF, MUNICH, 1962, P 556-566
920. LUCCIO, P.
ON SOME ITERATIVE METHODS FOR THE DETERMINATION OF OPTIMAL
PATHS THROUGH A NETWORK
CALCOLO, VOL 3, P 31-48, 1966
921. LUCCIO, P.
A METHOD FOR THE SELECTION OF PRIME IMPLICANTS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-15, P 205-211,
APRIL 1966
922. LUCCIO, P.
AIDS TO THE SOLUTION OF THE STEINER PROBLEM ON A GRID
PROC OF THE SECOND INT SYM ON NETWORK THEORY,
HERCEG-NOVI, YUGOSLAVIA, JULY 1972, P 424-429
923. LUCCIO, P.
THE STEINER CONNECTION PROBLEM STUDIED ON A GRID
UNIV OF PISA, ISTITUTO DI ELABORAZIONE DELL'INFORMAZIONE, REP 872
1972

924. LUCCIO, F. & SAMI, M.
AN APPROACH TO THE DESIGN OF PRINTED CIRCUIT BOARDS WITH THE AID OF COMPUTERS AND DISPLAYS
ATTI DEL X CONVEGNO INTERNAZIONALE DELL'AUTOMAZIONE E STRUMENTAZIONE, MILANO, NOV 1968
925. LUCCIO, F. & SAMI, M.
COMPOSITION OF NETWORKS IN MINIMALLY INTERCONNECTED PARTS
POLITECNICO DI MILANO, ISTITUTO DI ELETTRONICA ED ELETTRONICA, RAPORI 68-12, JULY 1968
926. LUCCIO, F. & SAMI, M.
ON THE DECOMPOSITION OF NETWORKS IN MINIMALLY INTERCONNECTED SUBNETWORKS
IEEE TRANS ON CIRCUIT THEORY, VOL CT-16, NO 2, P 164-188, 1969
927. LUKES, J. A.
COMBINATORIAL SOLUTIONS TO PARTITIONING PROBLEMS
PHD THESIS, STANFORD UNIV, 1972, 130 PP; DISS ABSTR, VOL 33, NO 5, P 2031B; UNIV MICROFILMS, NO 72-30665
928. LUM, J. A.
HAL 190J - A DIGITAL LOGIC SIMULATOR
PROC 4TH HAWAII CONF ON SYSTEM SCIENCES, HONOLULU, JAN 1971, P 629-631
929. LUSTMAN
SIMULATION D'UNE MACHINE DIGITALE A PARTIR D'UNE DESCRIPTION EN LANGUAGE CASSANDRE
REVUE AFRO, VOL 3, NO B2, 1969, P 77-96
930. LYNN, P. K.
COMPUTER-AIDED LAYOUT SYSTEM FOR INTEGRATED CIRCUITS
IEEE TRANS ON CIRCUIT THEORY, VOL CT-18, NO 1, JAN 1971
931. LYNN, D. K.
COMPUTER-AIDED DESIGN FOR LARGE-SCALE INTEGRATED CIRCUITS
COMPUK, VOL 5, NO 3, P 36-45, MAY/JUNE 1972
932. LYNN, D. K.
COMPUTER-AIDED DESIGN FOR LSI CIRCUITS
MAGNUSON & KUO: DESIGN AUTOMATION IN ELECTRONIC SYSTEMS, PRENTICE HALL 1972, CHAPTER 8.
933. LYONS, D.
CONCEPTS OF BUILDING A DESIGN AUTOMATION SYSTEM
PROC 3RD DAW, 1966
934. MAGNUSON, W. G.
A COMPUTER GRAPHICS APPLICATION TO COMPUTER AIDED PRINTED CIRCUIT DESIGN
PROC 4TH HAWAII INT CONF ON SYSTEM SCIENCES, HONOLULU, JANUARY 1971, P 307-309
935. MAGNUSON, W. G.
DESIGN AUTOMATION IN PERSPECTIVE
PROC OF THE 5TH HAWAII INT CONF ON SYSTEM SCIENCES, HONOLULU JANUARY 1972, P 179-180
936. MAGNUSON, W. G. & KUO, F. F. & WALSH, B. J.
ON-LINE GRAPHICAL CIRCUIT DESIGN
REPT UKCL-70796, DECEMBER 1967, 38PP, CFSTI PH-191-014
937. MAGNUSON, W. G. & KUO, F. F. & WALSH, B. J.
GINA - A COMPUTER GRAPHICS ANALYSIS SYSTEM
IEEE TRANS ON CIRCUIT THEORY, VOL CT-16, NO 7, P 398-390, AUG 1969 AUGUST 1969
938. MAGNUSON, W. G. & KUO, F. F. & WALSH, B. J.
GRAPHIC INPUT FOR NETWORK ANALYSIS
KUO & MAGNUSON: COMPUTER ORIENTED CIRCUIT DESIGN, (CH 11), PRENTICE HALL, 1968
939. MAH, L. & HUCHSBAUM, L. & HANCOCK, T. J. H.
INVESTIGATIONS OF FAULT DIAGNOSIS BY COMPUTATIONAL METHODS FOR MICROCIRCUITS
UNIVAC, BLUE HELL, REPT TR 65-111, 253P, NOV 1965 (NTIS AD 623957)
940. MAH, L. & STEINBERG, L.
TECHNIQUES OF GATE ASSIGNMENT
PROC 9TH DAW, DALLAS, JUNE 1972, P 63-71
941. MAH, L. & STEINBERG, L.
TOPOLOGIC CLASS PUTTING FOR PRINTED CIRCUIT BOARDS
PROC 9TH DAW, DALLAS, JUNE 1972, P 80-53
942. MAJORANI, F.
SIMPLIFICATION OF LEE'S ALGORITHM FOR SPECIAL PROBLEMS
CALCOLC, VOL 1, P 247-256, 1964
943. MAKI, G. K. & GROENIC, S. R. & SAWIN, D. H.
SELF FAULT DETECTING ASYNCHRONOUS SEQUENTIAL CIRCUITS
PROC 5TH HAWAII CONF ON SYSTEM SCIENCES, HONOLULU, JAN 1972, P 280-282
944. MAKI, G. K. & TRACEY, J. H. & SMITH, L. J.
GENERATION OF DESIGN EQUATIONS IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
IEEE TRANS ON COMPUTER, VOL C-18, NO 5, P 467-472, MAY 1969
945. MALAKOFF, J. L.
COUPLING GRAPHICS AND CIRCUIT ANALYSIS TECHNIQUES
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 8.1-9.30
946. MALBRAIN, J. P. & BARNES, A. V.
AUTOMATED COMPUTER DESIGN
PROC ACU NAT MEETING, BOSTON, SEPT 1959

947. MALING, S. & ALLEN, E. L.
A COMPILER ORGANISATION AND PROGRAMMING SYSTEM FOR AUTOMATED MAINTENANCE
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-12, P 887-895, 1963
948. MANELAA, J. S.
THE PLACEMENT OF COMPUTER LOGIC MODULES
JACW, VOL 13, NO 4, P 615-629, OCT 1966
949. MANCUSI, J. O. & WILD, J. C.
INTERACTIVE GRAPHICS FOR SCHEMATIC EDITING, A WORKING TOOL
PROC 9TH ANNUAL IEEE REGION 3 CONVENTION, JUNE 1972, P 301-304
950. MANDELBAUM, P.
A MEASURE OF EFFICIENCY OF DIAGNOSTIC TESTS UPON SEQUENTIAL LOGIC
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-13, P 630, OCT 1964
951. MANDELL, V. L.
TOOLS FOR THE CONSTRUCTION OF DESIGN AUTOMATION SYSTEMS
PHD THESIS, UCLA, 1968 & UCLA REPT 68-6, JAN 1968
UNIV MICROFILMS, NO 68-5335
952. MANDELL, V. L. & ESTEY, G.
SPECIFICATIONS FOR A DESIGN AUTOMATION SYSTEM
PROC 2ND DAW, ATLANTIC CITY, JUNE 1965
953. MANDELL, V. L. & ESTEY, G.
A META-COMPILER AS A TOOL FOR DESIGN AUTOMATION
PROC THIRD DAW, NEW ORLEANS, 1966
954. MANDELL, V. L. & ESTEY, G. KUNZ, J.
THE RECORD FORMAT LANGUAGE - PL/I EXTENSION FOR LARGE FILES
PROC FILE 68, IAG CONFERENCE ON FILE ORGANISATION, IAG SPECIAL PUBL NO 3, SWETS & ZEITLINGER, AMSTERDAM, 1969, P 360-368
955. MANDL, N.
COMPUTER AIDED DESIGN AND MOS MEMORIES
MICROD WISCON, 1970, SESSION 714
956. MANNING, F. G.
CN COMPUTER SELF DIAGNOSIS PART I : EXPERIMENTAL STUDY OF A PROFESSOR, PART II : GENERALISATIONS AND DESIGN PRINCIPLES
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-15, P 873-881 AND P 882-890, DEC 1966
957. MANNING, F. G. & CHANG, H. Y.
FUNCTIONAL TECHNIQUES FOR EFFICIENT DIGITAL FAULT SIMULATION
EIGHTH IEEE INT CON, 1968, P 194
958. MANNING, F. G. & CHANG, H. Y.
A COMPARISON OF FAULT SIMULATION METHODS FOR DIGITAL SYSTEMS
DIGEST FIRST ANNUAL IEEE COMPUTER CONF, 1967, P 10-13
959. MARCH, C. D.
AUTOMATION OF THE DESIGN AND MANUFACTURE OF A LARGE DIGITAL COMPUTER
ELECTRONICS AND POWER (GB), P 375-379, OCT 1970
960. MARCH, R. E.
LOGIC SIMULATION MADE SIMPLE WITH LOGSEM
IEEE COMPUTER GROUP REPOSITORY, R70-63, JC PP, 1970
961. MARIN, N. A.
INVESTIGATIONS OF THE FIELD OF PROBLEMS FOR THE HOOLEAN ANALYSIS
PHD THESIS, UCLA, 1968, 187 P, SUP: A-SYORODA;
DISS ABSTR, VOL 29, NC 6, P 2340H; UNIV MICROFILMS, 68-16560
962. MARIN, N. A.
ON A GENERAL SYNTHESIS ALGORITHM OF LOGICAL CIRCUITS USING A RESTRICTED INVENTORY OF INTEGRATED CIRCUITS
PROC 5TH DAW, WASHINGTON, JULY 1968, P 4.1-4.38
963. MARINOS, P. N.
HOOLEAN DIFFERENCES AS A MEANS OF DERIVING COMPLETE SETS OF INPUT TEST SEQUENCES FOR FAULT DIAGNOSIS IN SWITCHING SYSTEMS
BELL LABS, GREENSBORO, NC, TECHNICAL MEMO NO M4-69-6315,
AUG 1969, 17PP
964. MARINOS, P. N.
PARTIAL HOOLEAN DIFFERENCES AND THEIR APPLICATION TO FAULT DETECTION
SECOND 4TH ASILOMAR CONF ON CIRCUITS AND SYSTEMS, P 193-197, 1970
965. MARINOS, P. N.
A METHOD OF DERIVING MINIMAL COMPLETE SETS OF TEST INPUT SEQUENCES USING HOOLEAN DIFFERENCES
PROC TEE INT COMPUTER GROUP CCNF, WASHINGTON, JUNE 1970, P 240-246
966. MARINOS, P. N.
A METHOD FOR DERIVING MINIMAL COMPLETE SETS OF TEST-INPUT SEQUENCES USING HOOLEAN DIFFERENCES
IEEE COMPUTER GROUP REPOSITORY R 70-22, 1970, 16 PP
967. MARINOS, P. N.
DERIVATION OF MINIMAL COMPLETE SETS OF TEST INPUT SEQUENCES USING HOOLEAN DIFFERENCES
IEEE TRANS ON COMPUTERS, VOL C-20, NO 1, P 45-53, JAN 1971
968. MARINOS, P. N.
FAULT DIAGNOSIS IN ACYCLIC SWITCHING NETWORKS USING PARTIAL HOOLEAN DIFFERENCES
PROC 9TH ANNUAL IEEE REGION 3 CONVENTION, 1971, P 61-67
969. MARINOS, P. N.

970. PAULI DIAGNOSIS IN DIGITAL SYSTEMS - AN OVERVIEW
DIGEST 11E INT COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 71-72
971. MARINGS, F.N.
THE PARTIAL BOOLEAN DIFFERENCES ALGORITHM - IMPLEMENTATION
STRATEGIES
IEEE COMPUTER GROUP REPOSITORY, R71-90, 1971
972. MARINGS, P.N. & PAGE, E.W. & THOMASON, M.G.
FAULT DETECTION IN SEQUENTIAL NETWORKS USING TIME DEPENDENT
BOOLEAN DIFFERENCES
DIGEST 11E INT COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 79-80
973. MARINGS, P.N. & PAGE, E.W. & THOMASON, M.G.
TIME-INDEPENDENT BOOLEAN DIFFERENCES
IEEE COMPUTER GROUP REPOSITORY, R71-120, 1971, 24 P
974. MARSHALL, S.L.
MICROELECTRONIC TECHNOLOGY
HOUSTON TECHNICAL PUBL, 1967
975. MARTIN, C.D.
A LOW-COST PLOTTING SYSTEM FOR GENERATING ELECTRICAL/ELECTRONIC
DRAWINGS
PROC 6TH DAN, MIAMI BEACH, JUNE 1969, P 385-394
976. MARTIN, L.C.
COMPUTER-AIDED CIRCUIT LAYOUT AND DESIGN
PROC 5TH DAN, WASHINGTON, JULY 1968, P 7.1-7.16
977. MARTIN, M.G.
STANDARDISATION OF CONTROL POINT REALIZATION
UNIV OF ILLINOIS, DEPT OF CS, REPT R-400, MAY 1970
978. MARTINEA, A.
COMPUTER-GENERATED PRINTED CIRCUIT ARTWORK
M.A.Sc. THESIS, UNIV OF WATERLOO, DEPT OF MECHANICAL ENG.,
APRIL 1970
979. MATCOVICH, I.J.
INTERCONNECTIONS IN HYBRID CIRCUITS
IEEE INT CONV DIGEST P240-241 (1971)
980. MATHEIS, S.J. (ED)
SYMPOSIUM ON MICROELECTRONICS AND LARGE SYSTEMS, WASHINGTON, 1965
SPARKMAN BOOKS, 1965
981. MATTHESON, S.L.
A HIGH QUALITY, LOW COST ROUTER FOR MOS/LSI
PROC 9TH DAN, DALLAS, JUNE 1972, P 94-103
982. MAYEDA, W.
GRAPH THEORY IN DIAGNOSTIC PROBLEMS
PROC 10TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 158-164
OCT 1972
983. MAYEDA, W. & KAMAMCCATHY, C.V.
DISTINGUISHABILITY CRITERIA IN ORIENTED GRAPHS AND THEIR
APPLICATION TO COMPUTER DIAGNOSIS
IEEE TRANS ON CIRCUIT THEORY, VOL CT-16, P 448-454, NOV 1969 ;
ALSO NIS AD685 739 AND AD690 127 ; REPT UNIV OF TEXAS, 1968
984. MAYS, C.H.
COMPUTER-AIDED DESIGN FOR LSI
DIGEST ISSCC 1967, P 46-47
985. MAYS, C.H.
COMPUTER-ASSISTED LOGICAL DESIGN AND TEST-SEQUENCE GENERATION
FOR CUSTOM LSI
PROC 5TH HAWAII INT CONF ON SYSTEM SCILANCES, HONOLULU,
JANUARY 1972, P 188
986. MAYS, C.H.
A BRIEF SURVEY OF COMPUTER-AIDED INTEGRATED CIRCUIT LAYOUT
IEEE TRANS ON CIRCUIT THEORY, VOL CT-18, NO 1, P 10-13, JAN 1971
987. MCCLURE
FAULT SIMULATION OF DIGITAL LOGIC UTILIZING A SMALL HOST MACHINE
PROC 9TH DAN, DALLAS, JUNE 1972, P 104-110
988. MCCLUPE, R.V.
A PROGRAMMING LANGUAGE FOR SIMULATING DIGITAL SYSTEMS
JACM, VOL 12, NO 1, P 14-22, JAN 1965
989. MCCLUSKEY, E. & CLEGG, F.W.
FAULT EQUIVALENCE IN COMBINATIONAL LOGIC NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1286-1293, NOV 1971
990. MCCLUSKEY, E.J.
TEST AND DIAGNOSIS PROCEDURES FOR DIGITAL NETWORKS
IEEE COMPUTER, VOL 4, NO 1, P 17-20, 1971
991. MCCURDY, H.D. & CHU, Y.
BOOLEAN TRANSLATION OF A MACRO-LOGIC DESIGN
DIGEST FIRST ANNUAL IEEE COMPUTER CONF, 1967, P 124-127
992. MCCURDY, H.D. & CHU, Y.
BOOLEAN TRANSLATION OF A MACRO LOGIC DESIGN
IEEE COMPUTER GROUP REPOSITORY, R 68-3, 1968, 34 PP
993. MCGINNIS, D.J.
AUTOCHECK PROGRAM-PROGRAM TO CHECK VALIDITY OF PRINTED CIRCUIT

994. CARDS AND CIRCUIT USAGE
PROC 25TH ACM NAT CONF, BOSTON, AUG 1972, P 398-420
995. MCINICSHI, V. & GFEN, D.
PROGRAMMED INTERCONNECTIONS - A RELEASE FROM LYKANNY
PROC IEEE, VOL 53, NO 12, P 1648-1651, DEC 1964
996. MCINLAY, J. T.
DEMAND TIME VS BATCH PROCESSING IN THE ENGINEERING DESIGN FIELD
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 286-292,
IEEE CONF PUBL NO 86
997. MCKINNEY, J. G.
SYNCHRONOUS LOGIC SIMULATOR
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 13.1-13.31
998. MCKAY, N. T. & WAMAN, R. & HOFFMAN, D. & PRUSS, R.
AUTOMATION TECHNIQUES FOR LARGE SCALE INTEGRATION SYSTEM DESIGN
PROC 24TH ACM NAT CONF, 1969, P 323-350
999. MCNAVEY, L. P.
COMPUTER-AIDED DESIGN, PAST, PRESENT AND FUTURE
PROC 4TH INT CONF ON SYSTEM SCIENCES, HONOLULU,
JANUARY 1971, P 501-54
1000. MEADOWS, D. V. & ROBERTSON, J. D. & KRACH, E. C.
COMPUTER-AIDED HYBRID MICROCIRCUIT MASK DESIGN
PROC NTH IECF SYM, SESSION 3/4, 11PP, 1968 (WESCON 68)
1001. MEHTA, M. A.
A METHOD FOR OPTIMIZING THE DIAGNOSTIC RESOLUTION OF INPUT/OUTPUT
FAULTS IN DIGITAL CIRCUITS
PHD THESIS, ILLINOIS INST OF TECHNOLOGY, 1971, 227 PP; SUP: H.P.
MESSINGER & W.B. SMITH; DISS ABSTR, VOL 32, NO 11, P 6402B;
UNIV MICROFILMS, NO 72-16188
1002. MEHTA, M. A. & MESSINGER, H. P. & SMITH, W. B.
FUNCTIONS FOR IMPROVING DIAGNOSTIC RESOLUTION IN AN LSI ENVIRONMENT
PROC SJCC, 1972, P 1079-1091
1003. MEISSNER, C. W.
AN ANNOTATED BIBLIOGRAPHY OF COMPUTER-AIDED CIRCUIT ANALYSIS
AND DESIGN
CISTI REPT NC 668-19882
1004. MELZAK, Z. A.
ON THE PROBLEM OF STEINER
CANAD MATH BULL, VOL 4, P 143-148, 1961
1005. MENNON, P. P. & RUSSO, H. L.
MAPPING OF COMPUTER LOGIC EXPERIMENTS USING THE ENCODING CONCEPT
TO REDUCE MODULE REQUIREMENTS
IBM RES REPT RCJ3409
1006. MENON, P. P.
A SIMULATION PROGRAM FOR LOGIC NETWORKS
BELL TELEPHONE LABS, INTERNAL TECHNICAL MEMO NO MM 65-1271-3, 1966
1007. MENON, P. P. & FRIEDMAN, A. D.
FAULT DETECTION IN ITERATIVE LOGIC ARRAYS
PROC 2ND HAWAI CONF ON SYSTEM SCIENCES, JAN 1969, P 803-896
1008. MENON, P. P. & FRIEDMAN, A. D.
FAULT DETECTION IN ITERATIVE LOGIC ARRAYS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 5, P 524-535, MAY 1971
ALSO: IEEE COMPUTER GROUP MEMORANDUM, R 69-27, 43 PP
1009. MEMMET, J.
DEFINITION DU LANGAGE CASSANDRE
THESIS, IMAG, UNIVERSITE DE GRENOBLE, MARCH 1970
1010. MEMMET, J.
ETUDE METHODOLOGIQUE DE LA CONCEPTION ASSISTEE PAR ORDINATEUR
DES SYSTEMES LOGIQUES: CASSANDRE
D.S.C. THESIS, UNIV DE GRENOBLE, APRIL 1973
1011. MERMET, J. & LUSTMAN, P.
CASSANDRE: UN LANGUAGE DE DESCRIPTION DE MACHINES DIGITALES
R.I.R.O., NO 15, 1968, P 3-35 (REVUE DE L'AFIRO)
1012. MESZTENYI, C. K.
TRANSLATOR AND SIMULATION PROGRAM
REPT TR-67-48, CCMP SCIENCL CENTER, U OF MARYLAND, MAY 1967
1013. MESZTENYI, C. K.
COMPUTER DESIGN LANGUAGE, SIMULATION AND HOOLEAN TRANSLATION
REPT TR-68-72, CCMP SCIENCE CENTER, U OF MARYLAND, JUNE 1968
1014. METZE, G. & PAIGE, M. R.
DESIGN OF DIAGNOSABLE SYSTEMS - COMPUTER COMPILER II
PROC NHC, DEC 1969, P 980 (ABSTRACT)
1015. METZE, G. & SESNU, S.
COMPUTER COMPILER PART I
CSL - UNIV OF ILLINOIS, REPT R-264, AUGUST 1965
1016. METZE, G. & SESHU, S.
PROPOSAL FOR A COMPUTER COMPILER
PROC SJCC, 1966, P 254-263
1017. MEYER, C. S.
COMPUTER-AIDED INTEGRATED CIRCUIT DESIGN AS IT ASSISTS IN ASSURING
DESIGN ACCURACY
DIGEST IEEE INT CONV, MARCH 1971, P 540-541
1018. MEYER, J. F. & YEH, A.
DIAGNOSABLE MACHINE REALIZATIONS OF SEQUENTIAL BEHAVIOUR

1018. DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971
P 22-25
- MICHELLE, J. & FLEMING, J.G. & CLDFIELD, J.V.
A COMPARISON OF HEURISTIC, INTERACTIVE AND UNAIDED METHODS OF
SOLVING A SHORTEST ROUTE PROBLEM
MACHINE INTELLIGENCE (ED D.MICHELLE) AMERICAN ELSEVIER, P 245, 1968
1019. MICKELSON, C.T.
A REVISAL HARDWARE LOGIC SIMULATOR
M.S. THESIS, CASE WESTERN RESERVE UNIV, 1969
1020. MIESSEL, R.H.
USE OF EXCLUSIVE-OR GATES FOR BOOLEAN MINIMIZATION
PROC INT. VOL 118, NO 9, P 1269-1272, SEPT 1972
1021. MIKAMI, K. & TABUCHI, K.
A COMPUTER PROGRAM FOR OPTIMAL ROUTING OF PRINTED
CIRCUIT CONDUCTORS
PROC IAP CONGRESS, EDINBURGH 1968, P 1495-1478
1022. MILLEN, D.N.
ECONOMIC ADVANTAGES OF INTEGRATING STANDARD DIP HARDWARE WITH
FLEXIBLE SOFTWARE
RECORD WISCON, 1971, SESSION 22-3
1023. MITCHELL, D.R.
DESIGN AUTOMATION'S CHALLENGE TO DEFENSE TECHNICAL DATA
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 2.1-2.8
1024. MITTLERMAN, J.
COMPUTER-AIDED DESIGN, PART II, SHORT CUTS TO IC'S AND PC BOARDS
ELECTRONICS, VOL 40, SEPT 4, 1967, P 70-71
1025. MIYOSHI, A.
AUTOMATIC GENERATION OF DIAGNOSTIC PROGRAMS FOR TOSBAC 5400/150
PROC 10TH DAW, PORTLAND, JUNE 1973, P 213-221
1026. MONDSCHNEIN, I.O.I.
COMBINATORIAL ORDERING AND THE GEOMETRIC EMBEDDING OF GRAPHS
MIT - LINCOLN LAB, TECHNICAL NOTE 1971-35, AUG 1971; ALSO:
PHD THESIS, HARVARD UNIV (REPT ESD-TR-71-243)
1027. MONTGOMERY, G.R.
PLAN-THE ENGINEER DEFINES HIS OWN PROGRAMMING LANGUAGE
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 472-476,
IEE CONF PUBL NO 51
1028. MOORE, F.F.I.
GITANKIN - EXPERIMENTS ON SEQUENTIAL MACHINES
AUTOMATA STUDIES, PRINCETON UNIV PRESS, NO 34, P 129-156, 1956
1029. MOORE, E.F.
SHORTEST PATH THROUGH A MAZE
ANNALS OF THE COMPUTATION LABORATORY OF HARVARD UNIV,
HARVARD UNIV PRESS, CAMBRIDGE, MASS., VOL 30, P 285-292, 1959
ALSO BELL SYSTEM MONOGRAPH 3523
1030. MOORE, R.C.
PACKAGING FLAT PACK INTEGRATED CIRCUITS FOR EARTH SATELLITES
PROC 8TH IEC SYMP, 1967, SESSION 4/4 (WESCON 67)
1031. MOORE, R.C.
COMPUTER-AIDED LAYOUT OF MINISTICA ARINORK
TECHNICAL MEMORANDUM TG-849, AD-648-324 CLEARING HOUSE
THE JOHN HOPKINS UNIV, FEB 1967
1032. MOORE, R.A.
PLANNING PRINTED CIRCUIT BOARD DESIGN FOR MAXIMUM BENEFITS FROM
AUTOMATION
PROC NEPCON, 1968, P 560-576
1033. MOOTZ, H.L.
THE DESIGN AUTOMATION WIRE DATA SYSTEM
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969,
P 405-414, IEE CONF PUBL NO 51
1034. MORENO, V.
A LOGIC TEST GENERATION SYSTEM USING A PARALLEL SIMULATOR
ILLIAC IV, DOC 243, DEPT OF COMP SCI, UNIV OF ILLINOIS, FEB 1971
1035. MORREALE, E.
PARTITIONED LIST TECHNIQUES FOR THE SYNTHESIS BY COMPUTER OF TWO
LEVEL AND-OR NETWORKS
PROC 23RD ACM NAT CONF, P J55-365, 1968
1036. MORZENTI, O.J.
IMPLICATIONS OF MACHINE AIDS TO DESIGN
AIEE CONF PAPER CP61-140, 1961
1037. MOTO-OKA, T. & NOMIZO, F.
AUTOMATIC LOGIC ANALYSIS SYSTEM
PROC 1ST USA-JAPAN COMPUTER CONF, TOKYO, OCT 1972, P 397-404
1038. MURAKES, J.
ALGORITHMS FOR THE ASSIGNMENT AND TRANSPORTATION PROBLEMS
JSIAM, VOL 5, P 32-38, 1957
1039. MURAKAMI, S. & KINOSHITA, K. & OZAKI, H.
COMPUTER EXPERIMENTS FOR FINDING FAULT DETECTING SEQUENCES OF
SEQUENTIAL CIRCUITS
ELECTRONICS AND COMMUNICATIONS IN JAPAN, VOL 50, P 191-201,
OCT 1967
1040. MURAKAMI, S. & KINOSHITA, A. & OZAKI, H.
SEQUENTIAL MACHINES CAPABLE OF FAULT DIAGNOSIS

- IEEE TRANS ON COMPUTERS, VOL C-19, NO 11, P 1079-1085, NOV 1970
1041. MURCOCA, S.
LOGICAL DESIGN OF OPTIMAL DIGITAL NETWORKS BY INTEGRATED PROGRAMMING
ADVANCES IN INFORMATION SYSTEMS SCIENCE, J.T. TOW, VOL 3, PLENUM
PRESS, 1970, P 283-348
1042. MUSGRAVE, G. & WHITE, I.J.
A COMPUTER AS AN AID TO THE TEACHING AND TRAINING OF
ELECTRONIC ENGINEERS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 146-152,
IEEE CONF PUBL NO 86
1043. NAGAMINE, Y.
AN AUTOMATIC METHOD FOR DESIGNING LOGIC CIRCUIT DIAGNOSTIC PROGRAMS
PROC 8TH DAR, ATLANTIC CITY, JUNE 1971, P 236-241
1044. NAJJAR, H.F.
PARTITION TECHNIQUES FOR SWITCHING LOGIC
ELECTRO-TECHNOLOGY, P 50-54, APRIL 1967
1045. NAKAHARA, H.
COMPUTER-AIDED INTERCONNECTION ROUTING GENERAL SURVEY OF THE
STATE OF THE ART
NETWORKS, VOL 2, NO 2, P 167-183, 1972
1046. NARSING, D.
AN EXTENSIVE ENGLISH LANGUAGE BIBLIOGRAPHY ON GRAPH
THEORY AND ITS APPLICATIONS.
JET PROPULSION LAB, CALIFORNIA INSTITUTE OF TECHNOLOGY,
PASADENA, REPT 32-141J, 1968
1047. NARUD, J.A.
COMPUTER AIDED ANALYSIS AND ARTWORK GENERATION FOR INTEGRATED
CIRCUITS
DIGEST IFFE INT CONV, MARCH 1970, P 82-83
1048. NECULAN, N.
AN ALGORITHM FOR THE AUTOMATIC APPROXIMATE MINIMIZATION OF
BOOLEAN FUNCTIONS
IEEE TRANS ON COMPUTERS, VOL C-18, NO 8, P 770-782, AUG 1968
1049. NEWMAN, S. & SPROULL, R.
PRINCIPLES OF INTERACTIVE COMPUTER GRAPHICS
MCGRAW HILL 1973
1050. NICHOLSON, T.A.J.
FINDING THE SHORTEST ROUTE BETWEEN TWO POINTS IN A NETWORK
COMP J, VOL 9, NO 3, P 275-280, NOV 1966
1051. NICHOLSON, T.A.J.
A SEQUENTIAL METHOD FOR DISCRETE OPTIMIZATION PROBLEMS AND ITS
APPLICATION TO THE ASSIGNMENT, TRAVELLING-SALESMAN AND THREE-
- MACHINE-SCHEDULING PROBLEMS
J. INST. MATH, APPLIC, VOL 3, P 362, 1967
1052. NICHOLSON, T.A.J.
PERMUTATION PROCEDURE FOR MINIMIZING THE NUMBER OF CROSSINGS IN A
NETWORK
PROC IEE, VOL 115, P 21-26, 1968
1053. NIDICKER, H.A. & SIMON, W.F.
LOGIC PARTITIONING AND COMPONENT ASSIGNMENT
PROC 23RD ACM NAT CONF, P 211-221, 1968
1054. NIESSEN, C. & WULMS, H.L.J.
AUTOMATIC DRAWING OF MASKS FOR INTEGRATED CIRCUITS
PHILIPS TECHNICAL REVIEW, VOL 30, NO 2, P 29-34, 1969
1055. NINKE, W.H.
GRAPHIC-1, A REMOTE DISPLAY CONSOLE SYSTEM
PROC FJCC, 1965, P 834-846
1056. NINOMIYA, S. ET AL
FUJITSU SCIENTIFIC AND TECHNICAL JOURNAL, VOL 5, NO 1, MARCH 1969
1057. NISHIZAWA, M.
PARTITIONING OF LOGIC UNITS
PROC NEC, DEC 1970, P 33-37
1058. NOBLIN, J.B.
A COMPARISON OF THE VARIOUS METHODS OF FAULT DETECTION
PHD THESIS, MISSISSIPPI STATE UNIV, 1972, 121 PP, DEPT OF EL ENG,
SUP R.D. GUYTON; DISS ABSTR, VOL 33, NO 12, P 5831B;
UNIV MICROFILMS, NO 73-1361B
1059. NOTZAWA, A. & SCHISCHA, E. & SMITH, J.L. & SMITH, M.G.
BENEFITTING THE SYSTEMS DESIGNER
ELECTRONICS, VOL 40, NO 4, P 130, FEB 1967
1060. NOZAWA, K. & RITANI, K.
FACOM 230-6C DIAGNOSTIC PROGRAM
DIGEST INT SYMP ON FAULT-TOLERANT COMPUTING, JUNE 1972, P 68-72
1061. ODEN, P.H.
PATH ALGORITHMS FOR AUTOMATIC WIRE ROUTINGS: THE ROTARY PROBLEM
IBM WATSON RESEARCH CENTER, RESEARCH NOTE NC604, APRIL 1966
1062. ODEN, P.H. & RUSSELL, P.L. & WOLFF, P.A.
INTRODUCTION OF INVERTER REDUNDANCY INTO AN AUTOMATIC LOGIC
MAPPING SYSTEM
IBM TECH DISCL BULL, VOL 14, NO 3, P 806-810, AUG 1971
1063. OFSTREICHER, D.
AUTOMATIC PRINTED CIRCUIT BOARD DESIGN
PHD THESIS, UNIV OF UTAH, DEPT OF CS, REPT UTEC-CSC-72-119,

JUNE 1972; ALSO: NTIS AD 762 021

1064. OTTINGER, A.
A BULL'S EYE VIEW OF MANAGEMENT AND ENGINEERING INFORMATION SYSTEMS
PROC 19TH ACM NAT CONF, NEW YORK, 1964, SECTION B1, 14 PP

1065. CLADA, Y. & MOTOGAKI, T.
LOGIC DESIGN LANGUAGE
ELECTRON COMMUN IN JAPAN, VOL 50, P 109-117, DEC 1967

1066. GAUJ, M. & MURCADA, A. & WADA, K.
DESIGN AUTOMATION SYSTEM FOR ESS IN FUJITSU
PROC 10TH DAW, PORTLAND, JUNE 1973, P 183-198

1067. OLDEHILD, J. A.
THE CASE FOR INTERACTIVE COMPUTER GRAPHICS
ELECTRONICS AND POWER (GP), 1969, VOL 15, NO 2, P 58-62

1068. OAK, M. A.
COMPUTER-AIDED DESIGN FOR CUSTOM INTEGRATED CIRCUITS
PROC FJCC, 1969, P 599-611

1069. GER, V. A. & SPITZ, J. A.
DESIGN AUTOMATION UTILIZING A MODIFIED POLISH NOTATION
PROC FJCC, 1964, P 643-650

1070. CUALLINE, C. M. & MCCALLA, L. F. & ENGLEBRETSON, P. & RHODES, S. P.
GLAD- A SYSTEMS APPROACH TO AIRWORK GENERATION
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 403-

1071. GWENS, A. B.
GRAPH AND PRINTED CIRCUIT IMBEDDINGS, A SURVEY AND BIBLIOGRAPHY
REPT NAVAL RESEARCH LAB, NRL-BIBLIOGR.33, 29 P, MAY 1968;
NTIS AD 764 843

1072. O'BRIEN, J. A.
COMPUTER FAULT LOCATION USING TABULAR FUNCTIONS
PROC IFIP 6b, EDINBURGH, AUG 1968, P 1479-1483

1073. O'DONNELL, C. F. ET AL
ENGINEERING FOR SYSTEMS USING LARGE SCALE INTEGRATION
PROC FJCC, 1968, P 867-876

1074. PAI, D.
A LOGIC DESIGN LANGUAGE FOR COMPUTER AIDED DESIGN
M. PHIL. THESIS, UNIV OF SOUTHAMPTON, 1971

1075. PAIGE, M. & WETZE, G.
FAULT DIAGNOSIS IN PET MODULES
REPT 8-577, UNIV OF ILLINOIS, DEPT OF COMP SCIENCE, 14 P, MAY 1971
NTIS AD 753 442

1076. PAIGE, M. R.
ON THE DESIGN OF DIAGNOSABLE COMBINATIONAL NETWORKS
PHD THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1971, 141 PP;
DISS ABSTP, VOL 32, NO 10, P 5801D; UNIV MICROFILM, NO 72-12422

1077. PAIGE, M. R.
SYNTHESIS OF DIAGNOSABLE MOSFET NETWORKS
IEEE COMPUTER GROUP REPOSITORY, R72-169, 21 P, 1972

1078. PAIGE, M. R. & WETZE, G.
A DESIGN FOR DIAGNOSABLE COMBINATIONAL LOGIC
IEEE COMPUTER GROUP REPOSITORY, R72-242, 32 P, 1972

1079. PANKHURST, R. J.
COMPUTER GRAPHICS
ADVANCES IN INFORMATION SYSTEMS, J. I. TOU, VOL 3, PLENUM PRESS
1970, P 215-282

1080. PAPACHRISTOU, C. A. & WETTS, C. D.
EFFICIENT NAND GATE SYNTHESIS: NEW TECHNIQUES AND EXPERIMENTAL
RESULTS
PROC 6TH ANNUAL PRINCETON CONF ON INFORMATION SCIENCES AND
SYSTEMS, 1972, P 448 (ABSTRACT)

1081. PADO, G. K.
MICROPROGRAMMING BY THE COMPUTER DESIGN LANGUAGE
PROC NEC, DEC 1970, P 119-124

1082. PARKIN, R. E.
A SET OF ALGORITHMS FOR AUTOMATICALLY LAYING OUT HYBRID
INTEGRATED CIRCUITS
IEEE COMPUTER GROUP REPOSITORY, R 69-86, 44 PP, 1969

1083. PARKIN, R. E. & YAGED, R.
ON THE LAYOUT OF THIN-FILM RC CIRCUITS FOR ICM CROSS-OVERS
PROC ASILWAR CONF ON CIRCUITS AND SYSTEMS SCIENCES, 1970, P126-130

1084. PARKYN, D. M.
THE COMPUTER PRODUCTION OF MANUFACTURING INFORMATION FROM
SCHEMATICS
PROC 1966 BRITISH JOINT COMPUTER CONF, EASTHOORNE, MAY 1966,
P 138-144

1085. PARNAS, D. L.
SYSTEM FUNCTION DESCRIPTION ALGOL
PHD THESIS, CARNEGIE MELLON UNIV, DEPT OF EE, FEB 1965

1086. PARNAS, D. L.
A LANGUAGE FOR DESCRIBING THE FUNCTION OF SYNCHRONOUS SYSTEMS
CACM, VOL 9, NO 2, P 72-76, 1966

1087. PARNAS, D. L.
MORE ON SIMULATION LANGUAGES AND DESIGN METHODOLOGY
PROC SJCC 1969, P 739-743

1088. PARNAS, D.L. & DARRINGER, J.A.
SODAS AND A METHODOLOGY FOR SYSTEMS DESIGN
PROC FJCC 1967, P 449-479
1089. PARSLOW, N.D. & PROUSE, R.W. & GREEN, R.E.
INTERNATIONAL COMPUTER GRAPHICS SYMPOSIUM, BRUNELL UNIV, 1968
PLENDY PARIS, LONDON, NEW YORK, 1969.
1090. PARSLOW, N.D. & GREEN, R.E.
ADVANCED COMPUTER GRAPHICS-ECONOMICS TECHNIQUES AND APPLICATIONS.
PLENDY PRESS, 1970
1091. PASCHER, A.K. & AGLIER, K.
GENERATING IC ARTWORK AUTOMATICALLY
ELECTRONICS, NOVEMBER 24 1969, P 117-118
1092. PAICH, F.D. & ZOBNIW, L.M.
REAL TIME DIAGNOSIS OF LOGIC ASSEMBLIES
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 108-115
1093. PATIL, S.S. & DENNIS, J.B.
THE DESCRIPTION AND REALIZATION OF DIGITAL SYSTEMS
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 223-226
1094. PATIEN, G.J. & TOMLINSON, J.H.
MULTILAYER BOARDS : SPECIFYING AND PRODUCING FOR HIGH RELIABILITY
IEEE INT CCNV DIGEST 1971, P 494
1095. PAYNE, A.G.
AUTOMATED PRODUCTION OF CUSTOMIZED SLT BOARDS
PROC AERFV 1970 , SESSION 6, P 50-51
1096. PEARCE, N.
PRINTED CIRCUIT BOARD LAYOUT USING AN INTERACTIVE GRAPHIC DISPLAY
COMPUTER AIDED DESIGN, VOL 2, NO 2, P 8-18, WINTER 1970
1097. PENNYCATER, J.
COMPUTER-AIDED DESIGN FACILITY TO AID DESIGNERS IN PRODUCT DEVELOPMENT AND SYSTEMS ENGINEERING (FINAL REPORT)
CESTI REPT N68-32101, 28 PP, FEBRUARY 1967
1098. PEPILOWSKI, A.A.
MINIMIZATION OF THE BOOLEAN FUNCTION USING DIGITAL COMPUTER
IEEE COMPUTER GROUP REPOSITORY, R 70-202, 31 PP, 1970
1099. PERRY, C.S.
DESIGN AUTOMATION CHALLENGES FOR THE 1970'S
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 1.1-1.7
1100. PERSAY, G. & GUNDEL, R.K.
GRAFOS - A SYMBOLIC ROUTING LANGUAGE
PROC 10TH DAW, PORTLAND, JUNE 1973, P 173-181
1101. PESLIN, A.N.
MODEL - A DIGITAL SIMULATION LANGUAGE
ABSTRACTS COMPUTER SCIENCE CONF, COLUMBUS , OHIO, SESSION 14C5,
FEB 1973
1102. PEZU, F.A.
PROGRAM FOR SEMI-AUTOMATIC TRACING OF PC CONNECTIONS.
INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 80-86,
IEE CONF PUBL NO 51
1103. PEZE, F.A.
ETUDE CONCERNANT L'INTERCONNEXION PROGRAMME DE CIRCUITS
IMPRIMES OU INILONES (LSI) EN MODE DE TRAVAIL AVEC
DIALOGUE HOMME-MACHINE
REPT, 43 P, MAY 1970 & CFSTI N71-31656
1104. PFEUFEL, R.A.
ERROR DETECTION AND DIAGNOSIS IN SEQUENTIAL DIGITAL NETWORKS
IEEE COMPUTER GROUP REPOSITORY, R71-110, 1971, 13 P
1105. PHUNG, L. & CHAN, S.G.
ON THE DETERMINATION OF PLANAR GRAPHS
PROC THIRD ASILONAF CCNF ON CIRCUITS AND SYSTEMS, P 467-471, 1968
1106. PICKRELL, W.F.
AN AUTOMATED INTERCONNECT DESIGN SYSTEM
PROC FJCC, 1965, P 1087-1092
1107. PICKRELL, W.F.
A LAMINATE DESIGN SYSTEM
PROC 2ND DAW, 1965, P 1-10
1108. PIERCE, W.H.
FAILURE TOLERANT COMPUTER DESIGN
ACADEMIC PRESS, 1965
1109. PILLING, D.J. & SUN, H.B.
COMPUTER-AIDED PREDICTION OF DELAYS IN LSI LOGIC SYSTEMS
PROC 10TH DAW, PORTLAND, JUNE 1973, P 182-186
1110. PLATOW, F.A.
PRINTED CIRCUIT BOARD GENERATION
SYMP OF ENGINEERING COMPUTER APPLICATIONS IN DESIGN AND
MANUFACTURE, WESTERN ELECTRIC, READING, PA, APRIL 1964, PAPER NO 26
1111. PLATZER, R.C.
MOS/LSI PACKAGING - PROBLEM OR OPPORTUNITY
DIGEST IEEE INT CCNV 1971, P 246-247
1112. PLINER, N.
PRELIMINARY DATA MANAGEMENT SYSTEM PROCEEDEDUKE SET DESCRIPTION
CASEI WESTERN RESERVE UNIV, JENNINGS COMPUTING CENTER, REPT 1109,
SUMMER 1971

1113. FLINER, M.S.
PDMs - A PRIMITIVE DATA BASE MANAGEMENT SYSTEM FOR REPRESENTING DATA IN AN INFORMATION SHARING ENVIRONMENT
PHD THESIS, CASE WESTERN RESERVE UNIV, SEPT 1971, 264 PP ; DISS ABSTR, VOL 32, NO 8, P 4535B ; UNIV MICROFILMS, NO 72-6325
1114. PLESCH, L.C.
NEW RESULTS CONCERNING SEPARATION THEORY OF GRAPHS
PHD THESIS, UNIV OF WISCONSIN, 1970, 220 P
DISS ABSTR, VOL 31, NO 11, P 6616B; UNIV MICROFILMS 71-2234
1115. PLESCH, L.C. & BROWN, D.P.
SOME NEW RESULTS CONCERNING SEPARATION THEORY OF GRAPHS
PROC 8TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, 1970, P505-514
1116. POAGE, J.F.
DERIVATION OF OPTIMUM TESTS TO DETECT FAULTS IN COMBINATIONAL CIRCUITS
PRINCETON UNIV, DIGITAL SYSTEMS LAB, TECHNICAL REPT 18, MARCH 1962
1117. POAGE, J.F.
THE DERIVATION OF OPTIMUM TESTS FOR LOGIC CIRCUITS
PHD THESIS, PRINCETON UNIV, 1963
1118. POAGE, J.F.
DERIVATION OF OPTIMUM TESTS TO DETECT FAULTS IN COMBINATIONAL CIRCUITS
PROC SYMP ON MATH THEORY OF AUTOMATA, BROOKLYN, NY, 1963, POLYTECHNIC PRESS, P 483-528
1119. POAGE, J.F. & MCCLUSKEY, E.J.
DERIVATION OF OPTIMUM TEST SEQUENCES FOR SEQUENTIAL MACHINES
PRINCETON UNIV, DIGITAL SYSTEMS LAB, TECHNICAL REPT 27, 1964
1120. POAGE, J.F. & MCCLUSKEY, E.J.
DERIVATION OF OPTIMUM TEST SEQUENCES FOR SEQUENTIAL MACHINES
PROC 5TH ANNUAL SYMP ON SWITCHING THEORY AND LOGICAL DESIGN, P 121-132, 1964
1121. PUGH, L.J. & KIZZI, S.R.
ALGORITHM FOR PRINTED WIRING EVALUATION
IEN TECH DISCL BULL, VOL 14, NO 1, P 199-200, JUNE 1971
1122. PODKAZA, G.V. & GREGG, R.S. & SLAGER, J.R.
EFFICIENT MSI PARTITIONING FOR A DIGITAL COMPUTER
IEEE TRANS ON COMPUTERS, VOL C-19, P 1020-1028, NOV 1970
1123. POKLACKA, H.W.
A BIBLIOGRAPHY OF COMPUTER GRAPHICS
STANFORD UNIV, COMPUTER SCI DEPT, REPORT STAN-CS-72-006, AUG 1972
1124. PONENTALL, I.
AN ALGORITHM FOR MINIMIZING BACKBOARD WIRING FUNCTIONS
CACM, VOL 8, P 699-703, NOV 1965
1125. PONENTALL, I.
THE MINIMIZATION OF BACKBOARD WIRING FUNCTIONS
SIAM REV, VOL 9, NO 3, P 564-568, JULY 1967
1126. POTASH, H.
A DIGITAL CONTROL DESIGN SYSTEM
PHD THESIS, UCLA, 1968, 248 PP, SUP G. ESTRIN ; DISS ABSTR, VOL 30, NO 8, P 3600B ; UNIV MICROFILMS, NO 70-2246
ALSO: UCLA, REPT 69-21, MAY 1969
1127. POTASH, H. & ESTRIN, G.
DCDS - A COMPUTER DESIGNER'S APPRENTICE
IEEE COMPUTER GROUP REPOSITORY, R 70-183, 34 PP, 1970
1128. POTASH, H. & TYRRELL, A. & ALLEN, D. & JOSEPH, S. & ESTRIN, G.
DCDS DIGITAL SIMULATING SYSTEM
PROC FCC, 1968, P 707-720
1129. POWELL, T.J.
A PROCEDURE FOR RANKING DIAGNOSTIC TEST INPUTS
UNIV OF ILLINOIS, COORDINATED SCIENCE LAB, REPT R-J54, MAY 1957
1130. POWELL, T.J.
SYNTHESIS REQUIREMENTS FOR FAULT DETECTION
PROC 6TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 761-772, OCT 1968
1131. POWELL, T.J.
A PROCEDURE FOR SELECTING DIAGNOSTIC TESTS
IEEE TRANS ON COMPUTERS, VOL C-18, NO 2, P 168-175, FEB 1969
1132. POWELL, T.J.
GENERATING DIAGNOSTIC TESTS FOR MODULAR COMBINATIONAL LOGIC
IEEE COMPUTER GROUP REPOSITORY, R 70-147, 41 P, 1972
1133. PRADHAN, D.K. & REDDY, S.V.
DESIGN TECHNIQUES FOR SYNTHESIS OF FAULT-TOLERANT ASYNCHRONOUS NETWORKS
REPT TR55, UNIV OF IOWA, DIV OF MATH, MAY 1972, 31 PP (NTIS AD 745 740); ALSO: IEEE COMPUTER GROUP REPOSITORY R72-231
1134. PRADHAN, D.K. & REDDY, S.V.
TECHNIQUES FOR THE DESIGN OF TWO-LEVEL FAULT TOLERANT NETWORKS
REPT TR56, DEPT OF MATHEMATICS, UNIV OF IOWA, APRIL 1972, 31 PP (NTIS AD 745 741)
1135. PRAJNIS, L.J.
COMPUTER CONTROLLED PRINTED CIRCUIT ASSEMBLY SYSTEM
IEEE INT CONV DIGEST (1971) P 452-453.

1136. PREISS, R.J.
DESIGN AUTOMATION SURVEY
IBM TECH NOTE IN 00.480, 1960
1137. PREISS, R.J.
DESIGN AUTOMATION SURVEY
AIEE CONF, NEW YORK, 1961, PAPER CP61-17R
1138. PREISS, R.J.
AN EXPERIMENTAL SYSTEM FOR LOGIC DESIGN DATA ACCUMULATION AND
RETRIVAL
PROC IFIP CONGRESS, MUNICH 1962, P 678-681
1139. PREISS, R.J.
FAULT TEST GENERATION
M.A. BREUER, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 7),
PRENTICE HALL, 1972
1140. PREISS, R.J.
INTRODUCTION : CH 1 OF M.A. BREUER, DESIGN AUTOMATION OF DIGITAL
SYSTEMS
PRENTICE HALL, 1972
1141. PREPARATA, F. & METZ, G. & CHIEN, R.T.
ON THE CONNECTION ASSIGNMENT PROBLEM OF DIAGNOSABLE SYSTEMS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, NO 6,
P 848-854, DEC 1967
1142. PREPARATA, F.P.
AN ESTIMATE OF THE LENGTH OF DIAGNOSTIC TESTS
IEEE TRANS ON RELIABILITY, VOL R-18, P 131-136, AUG 1969
1143. PRIN, R.C.
SHORTEST CONNECTION NETWORKS AND SOME GENERALIZATIONS
BELL SYSTEM TECHNICAL JOURNAL, VOL 36, P 1389-1401, NOV 1957
1144. PRINCE, M.D.
MAN-COMPUTER GRAPHICS FOR COMPUTER AIDED DESIGN
PROC IEEE, VOL 54, NO 12, P 1698-1708, DEC 1966
1145. PRINCE, M.D.
INTERACTIVE GRAPHICS FOR COMPUTER-AIDED DESIGN
AEDISCN WESLEY, 1971
1146. PRITCHARD, G.K.
A SURVEY OF TRANSIENT ANALYSIS PROGRAMS
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 10.1-10.8
1147. PROCTOR, R.M.
A LOGIC DESIGN TRANSLATOR EXPERIMENT DEMONSTRATING RELATIONSHIPS
OF LANGUAGE TO SYSTEMS AND LOGIC DESIGN
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-13, NO 4, P 422-430,
AUG 1964
1148. PROSSER, I.F.
LARGE SCALE INTEGRATION: COMPUTER AIDS AND SYSTEMS ASPECTS
PROC 8TH IECF SYMP, 1967, SESSION 4/2 (WESCON 1967)
1149. PUMPLIN, B.A.
A PROGRAMMING SYSTEM FOR THE SIMULATION OF DIGITAL MACHINES
PHD THESIS, IOWA STATE UNIV, 1971, 157 PP; SUP A.V. FORM;
DISS ABSTR, VOL 32, NO 9, P 4600B; UNIV MICROFILMS, NO 72-5249
1150. PUTZOLU, G. & ROTH, J.P.
A HEURISTIC ALGORITHM FOR THE DIAGNOSIS OF ASYNCHRONOUS CIRCUITS
IEEE COMPUTER GROUP REPOSITORY, R 70-69, 37 PP, 1969
1151. PUTZOLU, G.R. & HURICIOUS, W.G. & HSEIH, E.P. & ROTH, J.P. &
SCHEINER, P.K. & TAN, C.J.
ALGORITHMS FOR DETECTION OF FAULTS IN LOGIC CIRCUITS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 5-8
1152. PUTZOLU, G.R. & ROTH, J.P.
AN ALGORITHM AND A PROGRAM FOR GENERATION OF TEST PATTERNS FOR
SEQUENTIAL CIRCUITS
PROC 3RD HAWAII CONF ON SYSTEMS SCIENCES, JAN 1970, P 64-67
1153. PUTZOLU, G.R. & ROTH, J.P.
A HEURISTIC ALGORITHM FOR THE TESTING OF ASYNCHRONOUS CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 6, P 639-647, JUNE 1971
1154. QUIFF, S.
AN AUTOMATED METHOD FOR PRODUCING DIAGNOSTIC PROGRAMS
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 132-137
1155. RACKSTRAW, R.R. & LORD, D.D.
A COMPUTER DATA BANK
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969,
P 658-665, IEE CCNF PUBL NO 51
1156. RADER, J.A.
APPLICATION OF A SYNTAX DRIVER TO LOGIC EQUATION PROCESSING AND
DATA CONTROL CARD SCANNING
PROC 5TH DAW, WASHINGTON, JULY 1968, P 21.1-21.1
1157. RADER, J.A.
EVOLUTION OF THE PHILOSOPHY AND CAPABILITY FOR THE CAD OF DIGITAL
MODULES
PROC 10TH DAW, PORTLAND, JUNE 1973, P 282-288
1158. RADER, J.A. & ISAAK, D.A.
AN EXPANDED LOGIC EQUATION LIST FOR CHECKOUT
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 291-296
1159. RADAK, C.F.
A JUSTIFICATION OF AND AN IMPROVEMENT ON A USEFUL RULE

- FOR PREDICTING CIRCUIT TO PIN RATIOS
PROC 6TH IAS, MIAMI BEACH, JUNE 1969, P 257-267
1160. RADLEY, P.E.
THE AUTOMATIC DESIGN OF INTERCONNECTION PATTERNS FOR LSI
INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 114-121,
IEE CONF PUBL NO 51
1161. RADLEY, P.E.
THE AUTOMATIC LAYOUT OF ELECTRONIC CIRCUITS BY COMPUTER
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 187-193,
IEE CONF PUBL NO 86
1162. RAMAMOORTHY, C.V.
A STRUCTURAL THEORY OF MACHINE DIAGNOSIS
PROC SJCC, 1967, P 743-756
1163. RAMAMOORTHY, C.V.
COMPUTER FAULT DIAGNOSIS USING GRAPH THEORY
MCNLYWELL COMPUTER JOURNAL, VOL 1, P 91, FALL 1967
1164. RAMAMOORTHY, C.V.
CRITERIA FOR DIAGNOSTIC TEST VALIDATION
PROC 1972 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 80-91
1165. RAMAMOORTHY, C.V. & CHANG, L.C.
SYSTEM SEGMENTATION FOR THE PARALLEL DIAGNOSIS OF COMPUTERS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 3, P 261-270, MARCH 1971
1166. RAMAMOORTHY, C.V. & MAYEDA, M.
COMPUTER DIAGNOSIS USING THE BLOCKING GATE APPROACH
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1294-1299, NOV 1971
1167. RAMAMOORTHY, C.V. & MAYEDA, M.
COMPUTER SYSTEM DIAGNOSIS USING TEST GATES METHOD
DIGEST INT SYMP ON FAULT-TOLERANT COMPUTING, MARCH 1971, P 122-125
1168. RAUS, S. & SMITH, A.S.R.
FAULT DETECTION IN UNIFORM MODULAR REALIZATIONS OF SEQUENTIAL
MACHINES
DIGEST INT SYMP ON FAULT-TOLERANT COMPUTING, JUNE 1972, P 114-119
1169. RAULI, J.C.
A GRAPH-THEORETICAL AND PROBABILISTIC APPROACH TO THE FAULT
DETECTION OF DIGITAL CIRCUITS
DIGEST INT SYMP ON FAULT-TOLERANT COMPUTING, MARCH 1971,
P 26-29
1170. RAULI, J.C., S. RASTIN, D. & GIKARD, E.
FAULT DETECTION AND LOCATION IN LOGIC CIRCUITS (GENERAL PRINCIPLES
(IN FRENCH)
REVUE TECH THOMSON CSF, VOL 4, NO 1, P 49-88, MARCH 1972
1171. RAYMOND, T.C.
METHOD FOR OPTIMIZING CIRCUIT MODULE PLACEMENT
IBM TECH DISCL BULL, VOL 13, NO 1, P 274-276, JUNE 1970
1172. RAYMOND, T.C.
DETERMINING PRINTED CIRCUIT WIRING
IBM TECH DISCL BULL, VOL 14, NO 11, P 3523-3525, APRIL 1972
1173. REDDY, S.M.
A CLASS OF TESTABLE GATE NETWORK REALISATIONS FOR LOGIC FUNCTIONS
TECHNICAL REPT NO 57, DIV OF MATHEMATICS, UNIV OF IOWA, MAY 1972,
17 PP (NTIS AD 745 742)
1174. REDDY, S.M.
COMPLETE TEST SETS FOR LOGIC FUNCTIONS
PROC 10TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 121-128,
OCT 1972
1175. REDDY, S.M.
A DESIGN PROCEDURE FOR FAULT LOCATABLE SWITCHING CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 12, P 1421-1426, DEC 1972
ALSO: IEEE COMPUTER GROUP REPOSITORY, #71-150, 23 P
1176. REDDY, S.M.
EASILY TESTABLE REALIZATIONS FOR LOGIC FUNCTIONS
DIGEST INT SYMP ON FAULT-TOLERANT COMPUTING, JUNE 1972, P 126-130
1177. REDDY, S.M.
EASILY TESTABLE REALIZATIONS FOR LOGIC FUNCTIONS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 11, P 1163-1168, NOV 1972
1178. REDDY, S.M.
EASILY TESTABLE REALIZATIONS FOR LOGIC FUNCTIONS
REPT 1454, UNIV OF IOWA, DIV OF MATH, MAY 1972, 35 PP
(NTIS AD 745 730)
1179. REED, I.S.
SYMBOLIC DESIGN TECHNIQUES APPLIED TO A GENERALIZED COMPUTER
COMPUTER, VOL 5, NO 3, P 47-52, MAY/JUNE 1972
1180. REED, I.S.
BOOLEAN DIFFERENCE CALCULUS AND FAULT FINDING
SIAM J APPLIED MATH, VOL 24, NO 1, P 143-143, JAN 1973
1181. RENAUDT, F.
AID FOR LOGIC NETWORK IMPLANTATION (IN FRENCH)
ONDE ELECTRIQUE, VOL 51, NO 10, P 844-853, NOV 1971
1182. RESNICA, M.
AUTOMATIC IMPLEMENTATION OF COMPUTER HARDWARE FROM A LANGUAGE
OF BOOLEAN EQUATIONS
MASTER'S THESIS, MCCRE SCHOOL OF EE, UNIV OF PENNSYLVANIA, MAY 1966

1183. RYAN, C.A.
CONTROL POINT DESIGN USING MODULAR LOGIC
UNIV OF ILLINOIS, DEPT OF CS, REPT R-463, JUNE 1971
1184. RYAN, C.A.
CONTROL POINT STRATEGY AND ITS AUTOMATED DIAGNOSIS
UNIV OF ILLINOIS, DEPT OF CS, REPT R-450, JUNE 1971
1185. RYAN, C.A.
CONTROL LOGIC AUTOMATED DESIGN USING MODULAR LOGIC
PROC 6TH ANNUAL PRINCETON CONF ON INFORMATION SCIENCE AND SYSTEMS,
1972, P 445 (ABSTRACT)
1186. REYNOLDS, J.S.
A CONVERSATIONAL LOGIC SIMULATOR FOR USE WITH A TIME-SHARING
COMPUTER
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1968, P 608-615,
IFE CONF PUBL NO 51
1187. RICE, F.
SYSTEMATIC PROCEDURES FOR DIGITAL SYSTEMS REALIZATION FROM LOGIC
DESIGN IC PRODUCTION
PROC IRESE, VOL 52, NO 12, P 1691-1702, DEC 1964
1188. RICHARDSON, D.L.
SWAP - A PROGRAMMING SYSTEM FOR AUTOMATIC SIMULATION, WIRING AND
PLACEMENT OF LOGICAL EQUATIONS
PROC 3-TH DAW, LCS ANGELFS, JUNE 1967, P 18.1-18.34
1189. RICHARDS, J.P.
CONTRIBUTION A LA DETECTION DES PANNEES DANS LES CIRCUITS LOGIQUES
UNIV DE TOULOUSE, FRANCE, PHD THESIS, 1971
1190. RICHARDS, J.P. & AZUMA, P. & IPPOLITO, J.C.
DETECTION OF MULTIPLE FAULTS IN MONOTONIC NETWORKS - SYNTHESIS OF
EASILY TESTABLE CIRCUITS
THE COMPUTER GROUP REPOSITORY, #72-164, 20 P, 1972
1191. RICHARDS, J.P. & COUVOISIER, M. & DIAZ, M. & AZUMA, A.P.
DETECTION OF MULTIPLE FAULTS IN COMBINATIONAL CIRCUITS
DIGEST INT SWAP ON FAULT-TOLERANT COMPUTING, JUNE 1972, P 36-41
1192. RICHARDS, J.P. & CAMERON, B.H.
COST EFFECTIVE APPLICATION OF INTEGRATED DATA BASE SYSTEMS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1972, P 407-417,
IFE CONF PUBL NO 56
1193. RICHARDSON, D.L.
APPROACH TO IC MULTICHIP INTERCONNECTIONS
IEEE INT CCNV DIGEST 1971, P 242-243
1194. RICHARDSON, F.A.
INTERACTIVELY AIDED IC LAYOUT WITH A MINICOMPUTER SYSTEM
- DIGEST IEEE INTERCON, NEW YORK, MARCH 1972, P 378-379
1195. RICHARDSON, F.A. & ANDERSON, M.M. & MACLEAN, A.W.
AN INTERACTIVE GRAPHICAL SYSTEM FOR THE DESIGN OF PHOTOMASKS
PROC NEREM 1970, P 182-183
1196. RICHARDSON, F.A. & CESTAFICHER, D.R.
COMPUTER ASSISTED IC PHOTOMASK LAYOUT
PROC OF SECOND UNIV OF ILLINOIS CONF ON COMPUTER
GRAPHICS, PERTINENT CONCEPTS IN COMPUTER GRAPHICS 1969, P 344-355
ED. FAINAN, M. & NILVERGELT, J.
1197. RICHARDSON, F.A. & RESER, C.L. & MANN, D.M.
COMPUTER-AIDED DESIGN FOR PHOTOMASK PRODUCTION
SOLID-STATE TECHNOLOGY, VOL 13, NO 6, P 60-65, 1970
1198. RIDER, D.K.
A SURVEY OF PRINTED CIRCUIT PROCESSES
MICROELECTRONICS TECHNOLOGY, ED S.L. MARSHALL, BOSTON TECHNICAL
PUBL 195-203, 1967
1199. RIEBER, J.E. & ROEHM, B.W. & LAMB, V.E. & MOBLEY, R.L.
FOGO : PROGRAM -ORIENTED GRAPHICS OPERATION
PROC 6TH DAW, MIAMI BFACH, JUNE 1969, P 23J-255
1200. RIGLING, W.S.
MULTILAYER PRINTED WIRING BOARD DESIGN STANDARD
FINAL REPT J2 PP, REPT OR-110J5, AUGUST 1971
CFSTI AD 741 353
1201. ROULLARD, D. & HARRIS, T.
BRINGING BENEFITS OF AUTOMATIC ARTWORK GENERATION
PROC NEPCON, 1969, P 189-207
1202. ROBINSON, J.V.
APPLICATIONS OF LOGIC SIMULATION IN DESIGN AUTOMATION AT
TEXAS INSTRUMENTS
PROC 9TH DAW, DALLAS, 1972, P 138-143
1203. ROCKEY, F.A.
A SYSTEMATIC METHOD FOR COMPUTER SIMPLIFICATION OF LOGIC DIAGRAMS
THE CCNV RECORD, 1961, PART 2, P 217-223
1204. RODE, M.A.
OPTIMIZING BOOLEAN EQUATION SIMPLIFICATION
PHD THESIS, UNIV OF CINCINNATI, 1969, 113 PP ; DISS ABSTH, VOL 30,
NO 11, P 5009H ; UNIV MICROFILMS, NC 70-9408
1205. ROHREK, R.
A TOURGUIDE TO THE AEDCAP ROADMAP
PROC 9TH DAW, DALLAS, JUNE 1972, P 16-28
1206. ROHREN, R.

COMPUTER-AIDED DESIGN OF DIGITAL INTEGRATED CIRCUITS
IEEE INTERCON NEW YORK 1972.

1207. ROSS, D.
ICFS SYSTEM - GENERAL DESCRIPTION
MIT, DEPT OF CIVIL ENG., REPT 67-49, 1967
1208. ROSS, D.
A SYSTEM OF REPRESENTATION FOR GENERAL PURPOSE DIGITAL COMPUTER SYSTEMS
PHD THESIS, CASE WESTERN RESERVE UNIV, 1970, 208 PP; DISS ABSTR, VOL J, NO 2, P 850B; UNIV MICROFILMS, NO 70-18047
ALSO: REPT 1113, JENNINGS COMPUTER CENTER, CASE WESTERN RESERVE UNIV, AUG 1970
1209. ROSS, D.
LOGS AND THE SOFTWARE ENGINEER
PROC PJCC, 1972, P 311-324
1210. ROSS, D. & HAKDEN, J.
PROJECT LOGS AT CASE WESTERN RESERVE UNIV
ACM SIGDA NEWSLETTER, VOL 2, NO 1, P 14, 1972
1211. ROSS, D. & BRADSHAW, F.T. & KATZKE, S.W.
THE LOGS REPRESENTATION SYSTEM
EIGHTH IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 187-190
1212. ROSS, D.
COMPUTER-AIDED DESIGN OF PRINTED WIRING BOARDS
PHD THESIS, UNIV OF EDINBURGH, APRIL 1970
1213. ROSS, D. & GILFIELD, J.V.
PRINTED-WIRING BOARD LAYOUT BY COMPUTER
ELECTRONICS & POWER (GP), VOL 17, NO 1, P 367-369, OCTOBER 1971
1214. ROSENFIELD, R.L.
COMPUTER-ASSISTED MASK PRODUCTION
PROC IEEE, VOL 57, NO 9, 1969, P 1629-1634
1215. ROSENTHAL, C.B.
COMPUTING MACHINE AIDS TO A DEVELOPMENT PROJECT
IRE TRANS ON ELECTRONIC COMPUTERS, VOL 10, P 400-406, SEP 1961
1216. ROSENTHAL, C.B.
MACHINE AIDS TO DESIGN
BELL LABS RECORD, VOL 40, P 51-54, 1962
1217. ROSS, D.T.
THE AED APPROACH TO GENERALISED CAD
PACC 22ND ACM NAT MEETING 1967, P 367-385
1218. ROSS, D.T. & RODRIGUEZ, J.E.
THEORETICAL FOUNDATIONS FOR THE COMPUTER-AIDED DESIGN

SYSTEM
PROC SJCC 1963, P 305-322

1219. ROTH, J.P.
HARDWARE IMPLEMENTATION OF MICROPROGRAMS
IBM INTERNAL RESEARCH REPT, RC1456, AUG 1965
1220. ROTH, J.P.
SYSTEMATIC DESIGN OF AUTOMATA
PROC PJCC 1965, P 1093-1100
1221. ROTH, J.P.
SYSTEMATIC DESIGN OF AUTOMATA
IBM RESEARCH REPT RC1425, JUNE 1965
1222. ROTH, J.P.
DIAGNOSIS OF AUTOMATA FAILURES: A CALCULUS AND A METHOD
IBM J OF RESEARCH AND DEVELOPMENT, VOL 10, P 278-291, JULY 1966
1223. ROTH, J.P.
AN ALGORITHM TO COMPUTE A TEST TO DISTINGUISH BETWEEN TWO
FAILURES IN A LOGIC CIRCUIT
PROC IEEE INT COMPUTER GROUP CONF, WASHINGTON, JUNE 1970, P 247-249
1224. ROTH, J.P.
ON A METHOD OF DESIGN TO FACILITATE TESTING
IBM RESEARCH REPT RC 2853, APRIL 1970
1225. ROTH, J.P.
COMPUTER DESIGN I
IBM RESEARCH REPT RA 45, DEC 1972
1226. ROTH, J.P.
DESIGN OF AUTOMATA - THEORY OF CUBICAL COMPLEXES WITH APPLICATIONS
TO DIAGNOSIS AND ALGORITHMIC DESCRIPTION
IBM RESEARCH REPT RC 3814, APRIL 1972
1227. ROTH, J.P.
DESIGN OF DIAGNOSABLE AUTOMATA
PROC 1972 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 293,
(ABSTRACT ONLY)
1228. ROTH, J.P.
VERIFY: AN ALGORITHM TO VERIFY A COMPUTER DESIGN
IBM TECH DISCLOSURE BULLETIN, VOL 15, NO 8, P 2646-2648, JAN 1973
1229. ROTH, J.P.
ALGORITHM FOR COMPUTING AN ALMOST MINIMUM COVER
IBM TECH DISC BULL, VOL 15, NO 12, P 3720-3722, MAY 1973
1230. ROTH, J.P.
CYCLIC TEST/DETECT
IBM TECH DISCLOSURE BULLETIN, VOL 15, NO 8, P 2361-2363, JAN 1973

1231. ROTH, J.P. & HOURICIOUS, W.G. & SCHNEIDER, P.R.
PROGRAMMED ALGORITHMS TO COMPUTE TESTS TO DETECT AND DISTINGUISH
BETWEEN FAILURES IN LOGIC CIRCUITS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 567-580, OCT 1967
1232. KOTH, M.
COMPUTER SOLUTIONS TO MINIMAL COVER PROBLEMS
OPER. RES, VOL 17, P 455-465, MAY 1969
1233. ROUSE, D.W.
A SIMULATION AND DIAGNOSIS SYSTEM INCORPORATING VARIOUS TIME DELAY
MODELS AND FUNCTIONAL ELEMENTS
PHD THESIS, UNIV OF MISSOURI, ROLLA, 1970, 145 PP; DISS ABSTR,
VOL J1, NO 11, P 6618B; UNIV MICROFILMS, NO 71-12320
1234. ROUSE, D.W. & SZYGDENDA, S.A.
FUNCTIONAL MODELS FOR SIMULATION OF LARGE SCALE DIGITAL SYSTEMS
PROC JCIS1 CONF ON MATH AND COMPUTER AIDS TO DESIGN, OCT 1969,
P 363
1235. ROUTH, D. & WCC, D.
USER'S MANUAL FOR MSFC MASK AND DISPLAY PROGRAMS
NASA REPT TM-X-64696, 39 PP, AUG 1972 (NTIS N72-33193)
1236. RYBLES, A.L. & TOCME, J.C.
ALLOCATION PLACEMENT AND ROUTING BY COMPUTER
PROC CCNF ON MICROELECTRONICS IN EQUIPMENT, LONDON, NOV 1966,
PAPER C4, 5PP
1237. ROY, B.K.
FAULT DETECTION AND DIAGNOSIS IN COMBINATIONAL CIRCUITS
PHD THESIS, OHIO UNIV, 1971, 175 PP, SUP H.F. KLOCK;
DISS ABSTR, VOL 32, NO 11, P 6406B; UNIV MICROFILMS NO 72-13692
1238. ROY, B.K.
FAULT DETECTION AND DIAGNOSIS IN COMBINATIONAL CIRCUITS
OHIO UNIV, DEPT OF EL ENG, MFTI EER-16-17, 177 PP, NOV 1972
(NTIS AD 754 029)
1239. ROZENBERG, D.P. & RUPP, V.S.
THE AUTOMATIC ROUTING OF MULTIPLE PLANE WIRING
IBM FED SYSTEMS DIV, REPT 64-825-1129, 1964
1240. RUBIN, F.
DEPTH FIRST PREDICTOR SEARCH
IBM TECH DISCLOSURE BULLETIN, VOL 15, NO 1, P 209-210, JUNE 1972
1241. RUBIN, F.
WIRE LAYER ASSIGNMENT
IBM TECH DISCL BULL, VOL 15, NO 1, P 226-227, JUNE 1972
1242. RUBIN, F.
WIRE PATH ADJACENCY AVOIDANCE
1243. RUBIN, F.
PRINTED WIRE ROUTING FOR MULTILAYER CIRCUIT BOARDS
PHD THESIS, SYRACUSE UNIV, 1972, 308 PP
DISS ABSTR, VOL 33, NO 9, P 4236B; UNIV MICROFILMS 73-7767
UNIV MICROFILMS, ORDER NO 73-7767
1244. RUBIN, F.
THE LEE PATH CONNECTION ALGORITHM
IEEE COMPUTER SOCIETY REPOSITORY, RTJ-82, 40 PP, 1973
1245. RUBIN, F.
ASSIGNING WIRES TO LAYERS OF A PRINTED CIRCUIT BOARD
PROC 10TH DAW, PORTLAND, JUNE 1973, P 22-32
1246. RUSSELL, J.D. & KIME, C.R.
STRUCTURAL FACTORS IN THE FAULT DIAGNOSIS OF COMBINATIONAL
NETWORKS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 34-39
1247. RUSSELL, J.D. & KIME, C.R.
STRUCTURAL FACTORS IN THE FAULT DIAGNOSIS OF COMBINATIONAL
NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1276-1285, NOV 1971
1248. RUSSELL, S.
ALGORITHMIC CONCEPTS FOR CIRCUIT LAYOUT BY DIGITAL COMPUTER
IBM WORKSHOP ON ROUTING AND PLACEMENT, 1963
1249. RUSO, R.L.
PARTITIONING FOR LSI: ON THE TRADE-OFF BETWEEN LOGIC PERFORMANCE
AND CIRCUIT-TO-PIN RATIO
IEEE INT CONV DIGEST 1971, P J76-377
1250. RUSSO, R.L.
THE ROLE OF COMPUTER AIDS FOR PARTITIONING OF COMPUTER LOGIC
DIGEST IEEE COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 67-68
1251. RUSSO, R.L.
DESIGN AUTOMATION
COMPUTER, VOL 5, NO 3, P 19-20, MAY/JUNE 1972
1252. RUSSO, R.L.
ON THE TRADE-OFF BETWEEN LOGIC CIRCUIT PERFORMANCE AND
CIRCUIT-TO-PIN RATIO FOR LSI
IEEE TRANS ON COMPUTERS, VOL C-21, NO 2, P 147-153, FEB 1972
1253. RUSSO, R.L.
AN EXAMPLE COMPUTER LOGIC GRAPH AND ITS PARTITIONS AND MAPPINGS
IBM RESEARCH REPT, RC4319, MARCH 1973

1254. RUSSO, R.L. & ODEN, P.H. & WOLFF, P.K.
AN ALGORITHM FOR THE PARTITIONING AND MAPPING OF COMPUTER LOGIC
BLOCKS TO MODULES
IBM RESEARCH REPT RC2815, MARCH 1970
1255. RUSSO, R.L. & ODEN, P.H. & WOLFF, P.K.
A HEURISTIC PROCEDURE FOR THE PARTITIONING AND MAPPING OF COMPUTER
LOGIC GRAPHS
IEEE TRANS ON COMPUTERS, VOL 20, NO 12, P 1455-1462, DEC 1971
1256. RUSSO, R.L. & WOLFF, P.K.
ALMS - AUTOMATED LOGIC MAPPING SYSTEM
IBM RES REPT RC3329, 1971
1257. RUSSO, R.L. & WOLFF, P.K.
ALMS - AUTOMATED LOGIC MAPPING SYSTEM
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 118-130
1258. RUSSO, R.L. & WOLFF, P.K.
A COMPUTER-BASED DESIGN APPROACH TO PARTITIONING AND MAPPING
OF COMPUTER LOGIC GRAPHS
PROC IEEE, VOL 60, NO 1, P 28-34, JANUARY 1972
1259. RUTMAN, R.A.
LOGIK : A SYNTAX-DIRECTED COMPILER FOR COMPUTER BIT-TIME SIMULATION
M.S. THESIS, UCLA, AUG 1964
1260. RUTMAN, R.A.
AN ALGORITHM FOR PLACEMENT OF INTERCONNECTED ELEMENTS, BASED ON
MINIMUM WIRE LENGTH
PROC SJCC 1964, P 477-480
1261. RUTMAN, R.A.
FAULT DETECTION TEST GENERATION FOR SEQUENTIAL LOGIC BY HEURISTIC
TREE SEARCH
IEEE COMPUTER GROUP REPOSITORY, #72-187, 31 P, 1972
1262. RYNIKER, R.W.
MACHINE TRANSLATION OF A DIGITAL DESIGN LANGUAGE
M.S. THESIS, DEPT OF EL ENG, UNIV OF WISCONSIN, 1967
1263. SAILLARD, J.C. & LUSINCHI, J.P.
PROGRAMME CONVERSATIONNEL POUR L'AIDE A L'IMPLANTATION DE CIRCUITS
INTEGRÉS
CONF SUR LA MICROELECTRONIQUE AVANCEE, PARIS, 1970, P 412
1264. SAILLARD, J.C. & SARREI, M.J.
DESSIN AUTOMATIQUE DES MASQUES : LE PROGRAMME DESMAG
CNEE ELECTRIQUE, VOL 49, NO 1, P 92-97, JAN 1969
1265. SAITO, M.
A CONDITION FOR THE PLANARITY OF ELECTRONIC CIRCUITS
ELECTRONICS AND CCMW IN JAPAN, VOL 51, NO 8, P 166-167, AU 1968
1266. SALLSBURY, A.B. & ENSLOW, P.H.
DIAGNOSTIC PROGRAMMING FOR DIGITAL COMPUTERS - A BIBLIOGRAPHY
WEST POINT MILITARY ACADEMY, APRIL 1967 : NIDS AD 813 831.
1267. SAMI, M.
UN PROGRAMMA PER IL TRACCIAMENTO AUTOMATICO DEI CIRCUITI STAMPATI
(PROGRAM FOR AUTOMATIC ROUTING OF PRINTED CIRCUITS - IN ITALIAN)
ALTA FREQUENZA, VOL 37, P 293-298, APRIL 1968
1268. SANDERSON, G. & MILICI, A.
A LOGIC AND SIGNAL FLOW DIAGRAM SUBSYSTEM
PROC 9TH DAW, DALLAS, JUNE 1972, P 250-258
1269. SARKE, A. & WATERLCT, B.
THE CRISSWASS SYSTEM FOR THE DESIGN, CONSTRUCTION, INSTALLATION
AND SIMULATION OF SYNCHRONOUS SEQUENTIAL MACHINES (IN FRENCH)
METRA, VOL 9, NO 1, P 91-110, 1970
1270. SASS, R.H.
CLEAN/1130 : A PRODUCTION SYSTEM BASE FOR COMPUTER-AIDED DESIGN
PROC 5TH DAW, WASHINGTON, JULY 1968, P 26.1-26.15
1271. SASS, R.H. & KROSNFR, S.P.
AN 1130-BASED LOGIC LAYOUT AND EVALUATION SYSTEM
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 64-70
1272. SAVIN, D.H.
DESIGN OF FAULT DETECTING ASYNCHRONOUS SEQUENTIAL CIRCUITS
MS THESIS, UNIV OF IDAHO, 1971
1273. SAVIN, D.H. & MAKI, G.K. & GRONIG, S.R.
DESIGN OF ASYNCHRONOUS MACHINES FOR FAULT DETECTION
DIGEST INT SYMP IN FAULT-TOLERANT COMPUTING, JUNE 1972, P 172-175
1274. SCANLON, F.T.
AUTOMATED PLACEMENT OF MULTI-TERMINAL COMPONENTS
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 143-154
1275. SCARLETT, J.A.
PRINTED CIRCUIT BOARDS FOR MICROCIRCUITS
VAN NOSTRAND REINHOLD, LONDON, 1970
1276. SCHEFF, R.H.
USING A DECISION TABLE STRUCTURE AS THE INPUT LANGUAGE FORMAT FOR
PROGRAMMING AUTOMATIC TEST EQUIPMENT SYSTEMS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-14, NO 2, P 248-250,
APRIL 1965
1277. SCHEFF, R.H.
A MACHINE DESIGN AIDS SYSTEM FOR DIGITAL DESIGNERS
COMPUTER DESIGN, VOL 8, NO 10, P 76-81, OCT 1969
1278. SCHEFF, R.H. & KRONSTADT, E. & YOUNG, S.

THE ROLE OF A COMPUTER MACHINE AIDS SYSTEM IN THE DIGITAL DESIGN PROCESS
PROC JOINT CONF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ANARHEIN, OCT 1969, P 414

1279. SCHEFF, H.H. & YOUNG, S.P.
GATE LEVEL LOGIC SIMULATION
M.A. FREUER, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 3),
PRENTICE HALL, 1972

1280. SCHMIDT, D.R.
ON THE REPRESENTATION OF DIGITAL FAULTS
PHD THESIS, UNIV OF ILLINOIS, 1968, 69 PP ; DISS ABSTR, VOL 30,
NO 7, P 3147D ; UNIV MICROFILMS, NO 70-868 ; ALSO: UNIV OF
ILLINOIS, CSL, REPT R-418 ; (NIIS AD 688 836)

1281. SCHMIDT, D.R. & METZE, G.
ON THE DESIGN OF MULTIPLE FAULT DIAGNOSABLE NETWORKS
DIGEST INT SYMPO ON FAULT TOLERANT COMPUTING, PASADENA,
MAY 1971, P 46-50

1282. SCHERF, D.R. & METZE, G.
ON THE DESIGN OF MULTIPLE FAULT DIAGNOSABLE NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, P 1361-1364, NOV 1971

1283. SCHERF, D.R. & METZE, G.
A NEW REPRESENTATION FOR FAULTS IN COMBINATIONAL DIGITAL CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 8, P 858-866, AUG 1972
ALSO: IEEE COMPUTER GROUP REPOSITORY, R 70-140, 41 P

1284. SCHERTZ, D.R. & METZE, G.A.
ON THE INDISTINGUISHABILITY OF FAULTS IN DIGITAL SYSTEMS
PROC 6TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 752-760,
OCT 1968

1285. SCHERF, D.R. & METZE, G.A.
THE USE OF CONNECTION GRAPHS FOR THE DETECTION OF DIGITAL FAULTS
PROC 7TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 261-270,
OCT 1969

1286. SCHISCIA, I. & WILNEE, B.
COMPUTER AIDS IN THE LAYOUT OF LSI
IEEE INTERCON, NEW YORK, MARCH 1972

1287. SCHLAEPPI, R.P.
A FORMAL LANGUAGE FOR DESCRIBING MACHINE LANGUAGE, TIMING
AND SEQUENCING (LCITS)
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-13, NO 4, P 439-448,
AUG 1964

1288. SCHMIDT, D.C.
GATE FOR GATE MODULAR REPLACEMENT OF COMBINATIONAL SWITCHING
NETWORKS

PROC 9TH DAW, DALLAS, JUNE 1972, P J31-340

1289. SCHNEIDER, P.M.
SYNTHESIS OF MULTIPLE OUTPUT COMBINATIONAL LOGIC USING A LIBRARY
OF FUNCTIONALLY PACKAGED STRUCTURES
PHD THESIS, UNIV OF WISCONSIN, 1966

1290. SCHNEIDER, P.R.
ON THE NECESSITY TO EXAMINE D-CHAINS IN DIAGNOSTIC TEST GENERATION
IBM J OF RESEARCH AND DEVELOPMENT, VOL 11, P 114, JAN 1967

1291. SCHNEIDER, P.R. & DIEZMEYER, D.L.
AN ALGORITHM FOR SYNTHESIS OF MULTIPLE OUTPUT COMBINATIONAL
LOGIC
IEEE TRANS ON COMPUTERS, VOL C-17, NO 2, P 117-128, FEB 1968

1292. SCHROCK, K.H.
HANNING DESIGN AUTOMATION SOFTWARE IMPLEMENTATION INTERIM
REPORT
MIS REPT MIS-70-0020, 38 P, JUNE 1970 ; NASA-CM-102841;
CI-STI N70-42021

1293. SCHORR, H.
A REGISTER TRANSFER LANGUAGE TO DESCRIBE DIGITAL SYSTEMS
REPT IR-30, DEPT OF EL ENG, PRINCETON UNIV, SEPT 1962

1294. SCHORR, H.
TOWARDS THE AUTOMATIC ANALYSIS AND SYNTHESIS OF DIGITAL SYSTEMS
PHD THESIS, PRINCETON UNIV, DEPT OF EL ENG, DEC 1962

1295. SCHORR, H.
COMPUTER-AIDED DIGITAL SYSTEM DESIGN AND ANALYSIS USING A
REGISTER TRANSFER LANGUAGE
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-13, NO 6, P 730-737,
DEC 1964

1296. SCHROEDER, D. & SCHUELER, D.
USERS MANUAL FOR THE SANDIA MICROCIRCUIT MASK GENERATION PROGRAM
SANDIA LABS, REPT SC-DR-7108J1, 34 PP, NOV 1971 (NIIS SC-DR-7108)

1297. SCHROEPPEL, E.A.
GRAPH PARTITIONING
PHD THESIS, POLYTECHNIC INST OF BROOKLYN, 1971, 251 PP ;
SUP : E.J. SMITH & A.C. MCKELLAR ; DISS ABSTR, VOL 32, NO 5,
P 2719B ; UNIV MICROFILMS, NO 71-29105

1298. SCHULER, D.M.
THE CLUSTERING OF INTERCONNECTED NODES
GTE LABS TECHNICAL MEMORANDUM 70-468.1, DEC 1970

1299. SCHULF, D.M.
SIMULATION OF NANE LOGIC
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 243-246

1300. SCHULER, D.N. & ULRICH, E.G.
CLUSTERING AND LINEAR PLACEMENT
PROC 9TH DAW, DALLAS, JUNE 1972, P 50-56
1301. SCHUMACHER, B.
INTRODUCTION TO ICES
MIT, DEPT OF CIVIL ENG., REPT R67-47, 1967
1302. SCHWEIKERT, D.G.
COMPUTER GENERATED ICET LAYOUT USING A VERTICALLY-PACKED
WEINBERGER ARRANGEMENT
ISSCC 71 DIGEST (1971) P 118-119
1303. SCHWEIKERT, D.G. & KERNIGAN, B.W.
A PROPER MODEL FOR THE PARTITIONING OF ELECTRICAL CIRCUITS
PROC 9TH DAW, DALLAS, JUNE 1972, P 57-62
1304. SECRET, D. & NIEVFRUFLI, J. (FDS)
EMFACING CONCEPTS IN COMPUTER GRAPHICS (PROCEEDINGS OF
CONF ON COMPUTER GRAPHICS, UNIV OF ILLINOIS 1967.
BENJAMIN INC., NEW YORK 1968.
1305. SEFLEV, P.L.
COMPUTER CONTROLLED DESIGN SYSTEM FOR PRINTED CIRCUIT BOARDS
UNIV OF WATERLOO, INDUSTRIAL RESEARCH INSTITUTE,
PROJECT 8112, MAY 1970, 121 PAGES + APPENDICES.
1306. SELLS, F.F. & HSIAC, M.Y. & BEARNSON, L.W.
ANALYZING ERRORS WITH THE BOOLEAN DIFFERENCE
DIGEST FIRST ANNUAL IEE COMPUTER CONF, CHICAGO, SEP 1967, PG-9
1307. SELLS, F.F. & HSIAC, M.Y. & BEARNSON, L.W.
ANALYZING ERRORS WITH THE BOOLEAN DIFFERENCE
IEE TRANS ON COMPUTERS, VOL C-17, NO 7, P 676-683, JULY 1968
1308. SELLERS, L.F. & HSIAC, M.Y. & BEARNSON, L.W.
ERROR DETECTING LOGIC FOR DIGITAL COMPUTERS
MCGRAW HILL, 1968
1309. SFM-SANDHEK, S. & GDMANNSON, F.
FILE ORGANISATION BY PIUTO
PROC FILE 68, IAC CONF ON FILE ORGANISATION NO 3, SVETS &
ZEITLINGER, AMSTERDAM 1965
1310. SENPLE, P.
GENERALISED INFORMATION SYSTEM - A TOOL FOR DESIGN AUTOMATION
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 11.1-11.26
1311. SESHAGIRI, N.
A DECISION TABLE APPROACH TO SELF DIAGNOSTIC COMPUTERS
PROC IEEF, VOL 55, NO 12, P 2180-2181, DEC 1967
1312. SESHU, S.
ON AN IMPROVED DIAGNOSIS PROGRAM
UNIV OF ILLINOIS, CSL, REPT R-207, MAY 1964
1313. SESHU, S.
THE LOGIC ORGANISPR AND DIAGNOSIS PROGRAMS
REPT R-226, COORDINATED SCIENCE LAB, UNIV OF ILLINOIS, JULY 1964
1314. SESHU, S.
ON AN IMPROVED DIAGNOSIS PROGRAM
IEE TRANS ON ELECTRONIC COMPUTERS, VOL 14, NO 2, P 76-79, FEB 1965
1315. SESHU, S. & FKEEVAN, D.N.
THE DIAGNOSIS OF ASYNCHRONOUS SEQUENTIAL SWITCHING SYSTEMS
IEE TRANS ON ELECTRONIC COMPUTERS, VOL FC-11, P 459-465, AUG 1962
1316. SETH, S.C.
FAULT DIAGNOSIS OF COMBINATIONAL CELLULAR ARRAYS
PROC 7TH ALLENTON CONF ON CIRCUIT AND SYSTEM THEORY, P 272-28J,
OCT 1969
1317. SETH, S.C.
FAULT DIAGNOSIS OF COMBINATIONAL CELLULAR ARRAYS
PROC 7TH ALLENTON CONF ON CIRCUIT AND SYSTEM THEORY, OCT 1969,
P 272-293
1318. SETH, S.C.
FAULT TESTING IN COMBINATIONAL CELLULAR ARRAYS
PHD THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1970, 68 PP ;
DISS ABSTR, VOL 31, NC 9, P 5373B ; UNIV MICROFILMS NO 71-5231
1319. SHAFER, L. & SCHEFF, B.H.
EFFICIENT SIMULATION WITHIN A COMPREHENSIVE DESIGN AUTOMATION
SYSTEM
PROC JOINT CONF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ANAHAIM, OCT 1969, P 417
1320. SHALLA, L.
AUTOMATIC ANALYSIS OF ELECTRONIC DIGITAL CIRCUITS USING LIST
PROCESSING
CACM, VOL 9, NO 5, P 372-380, MAY 1966
1321. SHARP, J.C.
MINIMIZING SYSTEM DELAY IN SYNCHRONOUS DIGITAL BACKPLANE DESIGNS
PROC 24TH ACM NAT CONF, 1968, P 311-321
1322. SHENKMAN, S.M.
CIRCUIT DIAGRAM GENERATION VIA FUNCTIONAL LOGIC
PROC 13TH DAW, PORTLAND, JUNE 1973, P 267-273
1323. SHEPPARD, D.N. ET AL
A COMPUTER-AIDED METHOD FOR CHECKING AND MAKING INTEGRATED
CIRCUIT MASKS
RECORD WESCON, SESSION 1/4, AUG 1966

1324. SHERMAN, J. W.
COMPUTER CONTROLLED HARDWARE TESTING : A PROGRAMMER'S VIEW OF THE TEST CENTER
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 367-372
1325. SHINCZANI, I.
COMPUTER PROGRAM FOR DESIGNING OPTIMAL NETWORKS WITH MOS GATES
UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE, APRIL 1972, 121 P
1326. SHINRY, R. B.
IMPLEMENTATION AND ANALYSIS OF EFFICIENT GRAPH PLANARITY TESTING ALGORITHMS
PAD IPESIS, UNIV OF WISCONSIN, 1969, 110PP
1327. SHRO, G. E. & LAPIDUS, L. I.
METHODS OF LAYING OUT PRINTED CIRCUITS
REPT F13-VT-24-104-70, 22P, AUGUST 1970, EDITED TRANSLATION FROM RUSSIAN OF A. L. DION : THE APPLICATION OF COMPUTERS IN THE ANALYSIS OF STABILITY AND SHORT CIRCUIT CURRENTS IN POWER SYSTEMS. KIVP 1968, P 189-215 ; CISTI AD 713 615
1328. SHIVA, S. Q. & BAGLE, T. H.
A COMPUTER AIDED PROCEDURE FOR COMPLETE DESIGN OF SEQUENTIAL MACHINES
ARIZON UNIV. DIGITAL SYSTEMS LAB, REPT AU-1-26, MARCH 1973 65 P
1329. SHOKI, P. A.
THE ATTAINMENT OF RELIABLE DIGITAL SYSTEMS THROUGH THE USE OF REDUNDANCY - A SURVEY
IEEE COMPUTER GROUP NEWS , MARCH 1968, P 2-17
1330. SHOSIACK, A. A.
COMPUTERIZED METHODS FOR THE ROUTING OF PRINTED CIRCUIT BOARDS
COMPUTER DESIGN, VOL 9, NC 7, P 80-87 (JULY 1970).
1331. SHOSTAL, A. K.
DESIGN AUTOMATION FOR DIGITAL LOGIC PACKAGING
NORW RECORD, NOV 1971, VOL 13, PART 3, P 58-69
1332. SHOSIACK, A. A.
OPTIMISATION OF COMPONENT LAYOUT AND MINIMIZATION OF WIRING
PROC NEPCON, 1971, P 75-81
1333. SHRADEM, P. W.
A LOGIC DESIGN PROCEDURE TO FACILITATE FAULT DETECTION
PED THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1971, 192 PP ;
FIRST ABST, VOL 32, NO 8, P 4602B ; UNIV MICROFILMS, NO 72-7058
ALSO: REPT 8-513, UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE.
(NTIS AD 720 382)
1334. SIDELMS, R. A.
COMPUTER AIDED DESIGN
- IEEE SPECTRUM, VOL 4, NO 11, P 84-92 (NOV 1967).
1335. SIDEMS, R. A. ET AL
COMPUTER GRAPHICS, A REVOLUTION IN DESIGN
AMERICAN MANAGEMENT ASSOCIATION, 1969, 160 PP
1336. SIGRAST, P.
ELECTRONIC EXCHANGE ENGINEERING AND DOCUMENTATION BY COMPUTER
PROC 1966 BRITISH JOINT COMPUTER CONF, EASTLORCHELLE, MAY 1966,
P 145-148
1337. SILACCI, P. C. & LCOMIS, H. H.
A COMPUTIL GRAPHICS APPLICATION TO COMPUTER-AIDED LOGIC DESIGN
PROC 2ND HAWAI CONF ON SYSTEMS SCIENCES, JAN 1969, P 593-598
1338. SILVER, K.
AN ALGORITHM FOR THE ASSIGNMENT PROBLEM
CACM, VOL 3, NO 11, P 605-606, NOV 1960
1339. SILVERBERG, M.
CLIC, COMPUTER LAYOUT OF INTEGRATED CIRCUITS
PROC 5TH DAW, WASHINGTON, JULY 1968, P 17.1-17.4
1340. SINDEN, F. A. W.
TOPOLOGY OF THIN FILM IC CIRCUITS
BSTJ, VOL 45, NOV 1966, P 1639-1662
1341. SINDEN, F. A. W.
TOPOLOGY OF THIN-FILM IC CIRCUITS
THEORY OF GRAPHS, CCNF ROME 1966, DUNCD, PARIS
1342. SMITH, D. L.
MODELS AND DATA STRUCTURES FOR DIGITAL LOGIC SIMULATION
MIT, MASTER'S THESIS, 1966
1343. SMITH, G. A. & YAU, S. S.
A PROGRAMMED FAULT DETECTION ALGORITHM FOR COMBINATIONAL SWITCHING NETWORKS
PROC NEC, DEC 1965, P 668-673
1344. SMITH, G. A. W.
FAULT DETECTION TEST DERIVATION USING BOOLEAN DIFFERENCE TECHNIQUES
PROC 25TH ACM NAT CONF, BOSTON, AUG 1972, P 309-378
1345. SMITH, G. A. W. & CHAPPELL, S. G.
MACHINE AIDS FOR LOGIC DESIGN VERIFICATION, FAULT DETECTION AND FAULT ISOLATION
DIGEST IEEE INTL COMPTER SOCIETY CONF, BOSTON, SEPT 1971, P 63-64
1346. SMITH, G. A. W. & CHAPPELL, S. G.
MACHINE AIDS FOR LOGIC DESIGN VERIFICATION, FAULT DETECTION AND FAULT ISOLATION
DIGEST IEEE INTERCON, MARCH 1972, P 56-57

1347. SMITH, M.G.
SYSTEMS CONSIDERATIONS FOR LSI
RECORD TUSCON, SESSION 10/1, AUG 1966
1348. SMITH, R.J.
SYNTHESIS CHARACTERISTICS FOR LARGE ASYNCHRONOUS SEQUENTIAL CIRCUITS
PHD THESIS, UNIV OF MISSOURI, ROLLA, 1970, 88 PP; DISS ABSTR,
VOL 31, NO 11, P 6612B; UNIV MICROFILMS 71-12310
1349. SMITH, R.J. & TRACY, J.H. & MAH, G.K.
COMPUTER GENERATED NEXT STATE EQUATIONS IN ASYNCHRONOUS SEQUENTIAL
CIRCUITS
RECORD 20TH SWIERECO, 1968, SESSION 13B
1350. SMITH, R.J. & TRACEY, J.H. & SCHOFFEL, W.L. & MAKI, G.K.
AUTOMATION IN THE DESIGN OF ASYNCHRONOUS SEQUENTIAL CIRCUITS
PROC SJCC 1968, P 55-60
1351. SMITH, R.F.
A DIGITAL SYSTEM SIMULATOR
PROC NJCC, 1957, P 31-36
1352. SCHAC, C.
PIN ASSIGNMENT OF CIRCUIT CARDS AND THE ROUTABILITY OF MULTILAYER
PRINTED WIRING BACKPLANES
PROC 10TH DAW, PORTLAND, JUNE 1973, P 33-43
1353. SCHULFSKI, J.S.
COMPUTER AIDED DESIGN OF DIGITAL SYSTEMS
PROC 3RD AUSTRALIAN COMPUTER CONF, CANBERRA, MAY 1966, P 403-405
1354. SCHALVICO, W.
ON PARTITIONING LOGIC SYSTEMS IN LARGE SCALE INTEGRATION
PACL REC, DEC 1970, P 388
1355. SPANDRUP, L.W.
SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS
AFCAL REPORT (NTIS AD 637 174); (AIR FORCE CAMBRIDGE RESEARCH LAB).
1356. SPANDRUP, L.W. & TONIK, A.B.
PLANAR INTERCONNECTION LOGIC
PROC SYM ON MICROELECTRONICS AND LARGE SYSTEMS, WASHINGTON,
NOV 1964, P 249-266 (ED S.J. NATHIS)
1357. SPITALNY, A.
DESIGNING A SYSTEM ON A CHIP
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 335-345
1358. SPITALNY, A.
USE OF COMPUTER GRAPHICS IN COMPUTER AIDED DESIGN OF LSI EQUIPMENT
DIGEST IEEE INT CON, MARCH 1970, P 228-229
1359. SPITALNY, A. & GOLDBERG, M.
DRAWING BOARD FOR IC'S
ELECTRONICS, VOL 40, SEPT 4, 1967, P 63-68
1360. SPITALNY, A. & GOLDBERG, M.J.
ON-LINE OPERATION OF CADIC (COMPUTER-AIDED DESIGN OF IC'S)
PROC 4-TH DAW, LOS ANGELES, JUNE 1967, P 7.1-7.29
1361. SPITALNY, A. & GOLDBERG, M.J.
ON-LINE GRAPHICS APPLIED TO LAYOUT DESIGN OF IC'S
PROC IEEE, VOL 55, NO 11, P 1982-1988, NOV 1967
1362. SPITALNY, A. & MANN, W.S.
COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS
PROC 3RD DAW, ATLANTIC CITY, JUNE 1966
1363. SRINIVASAN, C.N.
A DISCUSSION OF CDLI, A COMPUTER DESCRIPTION LANGUAGE AND
ASSOCIATED DESIGN AID SYSTEMS
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 3M3
1364. SRINIVASAN, C.V.
AN INTRODUCTION TO CDLI, A COMPUTER DESCRIPTION LANGUAGE
RCA LABS, REPT NC 1, AFCL-67-0565, SEP 1967
NTIS AD 661-581
1365. SRINIVASAN, C.V.
CDLI, A COMPUTER DESCRIPTION LANGUAGE. PART 1: THE NATURE
OF THE DESCRIPTION LANGUAGE AND ORGANISATION OF DESCRIPTIONS
IEEE COMPUTER GROUP REPCITCRY, R 69-135, 10 PP, 1969
1366. SRINIVASAN, C.V.
CDLI, A COMPUTER DESCRIPTION LANGUAGE. PART 2: KINDS OF
DESCRIPTIONS OF A COMPUTER SYSTEM
IEEE COMPUTER GROUP REPCITCRY, R 69-136, 20 PP, 1969
1367. SRINIVASAN, C.V.
CDLI, A COMPUTER DESCRIPTION LANGUAGE
RCA LABS, PRINCETON, REPT SR-J, JULY 1969, 34 PP
1368. STAHLER, F.P.
SYSTEM DESCRIPTION LANGUAGES
IEEE TRANS ON COMPUTERS, VOL C-19, P 1160-1173, DEC 1970
1369. STAHL, W.J. & MCBRIDE, T.K. & MAENPAA, J.H.
INVESTIGATION OF FAULT DIAGNOSIS BY TRANSFER FUNCTION TECHNIQUES
ITT MELLONG COMM SYSTEMS, CHICAGO, REPT IR-65-113, 119 P, NOV 1965
(NTIS AD 625 587)
1370. STALLER, J.J.
BACK PLANF WIRING BY AUTOMATED TECHNIQUES
PROC NEPCON, 1971, P 191-212
1371. STEARNS, S.K.

1372. STONE DIAGNOSTIC DEVELOPMENT USING DIGITAL SIMULATION
IEEE COMPUTER GROUP REPOSITORY, R 70-102, 28 PP, 1970
STEINPLAG, L.
THE PACKCARD WIRING PROBLEM : A PLACEMENT ALGORITHM
SIAM REVIEW, VOL 3, NO 1, P 37-50 (JAN 1961).
1373. STEINPLAG, L. & KOLVAN, B.
AUTOMATED COMPUTEK CARD DESIGN
PROC 10TH ACM NAT MEETING, LOS ANGELES, SEPT 1961, SESSION 13B4
1374. STEVENS, J.E.
FAST MECHANISTIC TECHNIQUES FOR PLACING AND WIRING PRINTED CIRCUIT
BOARDS
PHD THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1972, 126 PP ;
DISE ABSTR, VOL 34, NO 2, P 629B ; UNIV MICROFILMS, NO 73-17438
1375. STONE, R.S.
PARTITIONING OF LOGIC INTO PHYSICAL ENTITIES
PROC SHARE DESIGN AUTOMATION WORKSHOP, NEW ORLEANS, 1966
1376. STONE, R.S.
AN ALGORITHM FOR MODULAR PARTITIONING
JACM, VOL 17, NO 1, P 182-195, JAN 1970
1377. STORY, J.R.
STATE ASSIGNMENT OPTIMIZATION FOR SYNCHRONOUS SEQUENTIAL MACHINES
PHD THESIS, UNIV OF ALABAMA, 1971, 133 PP ; DISS ABSTR, VOL 32,
NO 1, P 543H ; UNIV MICROFILMS NO 71-20122
1378. STOLZ, R.
MAN-MACHINE CONSOLE FACILITIES FOR COMPUTER-AIDED DESIGN
PROC SJCC 1969, P 323-328.
1379. STRATFORD, R.I.
COMPUTER AIDED CHECKING OF INTEGRATED CIRCUIT LAYOUT CONSTRAINTS
PACC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 45-50,
IEE CONF PUBL NO 86
1380. STRICKLAND, P.R. & CRAWFORD, B.J.
ADVANCES IN COMPUTER GENERATION OF MASTER ARTWORK FOR
MICROMINIATURE CIRCUITS
SCP AND SOLID STATE TECHNOLOGY, JULY 1967, P 31-34
1381. SIKKAND, K. & LEZWART, H.
AUTOMATED DIAGRAM DRAFTING(ADD)
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 19.1-19.20
1382. STUEBLEN, J.L. & WATKINS, K.V.
A COMPUTER OPERATED MANUFACTURING AND TEST SYSTEM
IBM J OF RESEARCH AND DEVELOPMENT, VOL 11, P 452-460, JULY 1967
1383. SU, S.-Y. & BAKAY, N.B. & CANNBERRY, R.L.
A SYSTEM MODELING LANGUAGE TRANSLATOR
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 35-49
1384. SU, S.-Y. & CANNBERRY, R.L.
DESIGN AUTOMATION LANGUAGES
PROC 5TH HAWAI INT CONF ON SYSTEM SCIENCES, HONOLULU,
JANUARY 1972, P 184-187
1385. SU, S.-Y. H. & CANNBERRY, R.L.
DIGITAL SYSTEM FAULT DIAGNOSIS PACKAGE
PROC 1971 SUMMER SIMULATION CONF, BOSTON, JULY 1971, P 83-95
1386. SU, S.-Y. H.
AUTOMATED LOGIC DESIGN VIA A NEW LOCAL EXTRACTION ALGORITHM
PROC NEC, 1969, P 651-656
1387. SU, S.-Y. H.
COMPUTER-AIDED SYNTHESIS OF MULTIPLE OUTPUT, MULTI-LEVEL NAND
SWITCHING NETWORKS WITH FAN-IN AND FAN-OUT RESTRICTIONS.
PROC 4TH HAWAI CONF ON SYSTEM SCIENCES, HONOLULU, JAN 1971,
P 586-589
1388. SU, S.-Y. H.
SYNTHESIS OF MULTIPLE-OUTPUT FAN-IN LIMITED NAND NETWORKS
PROC IEEE REGION 6 CONF, SACRAMENTO, MAY 1971, SESSION 1B4
1389. SU, S.-Y. H.
AN INTERACTIVE DESIGN AUTOMATION SYSTEM
PROC 10TH DAW, PORTLAND, JUNE 1973, P 253-261
1390. SU, S.-Y. H. & CHANG, S.-J. & EREUER, M.A.
LOCATION OF MULTIPLE STUCK-TYPE FAULTS IN COMBINATIONAL NETWORKS
IEEE COMPUTER GROUP REPOSITORY, K72-186, 34 P, 1972
1391. SU, S.-Y. H. & CHO, Y.-C.
A NEW APPROACH TO THE FAULT LOCATION OF COMBINATIONAL CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 1, P 21-30, JAN 1972
ALSO: IEEE COMPUTER GROUP REPOSITORY, K71-J3
1392. SU, S.-Y. H. & NAM, C.-W.
COMPUTER-AIDED SYNTHESIS OF MULTIPLE-OUTPUT MULTILEVEL NAND
NETWORKS WITH FAN-IN AND FAN-OUT CONSTRAINTS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 12, P 1445-1455, DEC 1971
ALSO: IEEE COMPUTER GROUP REPOSITORY, K71-J4
1393. SU, S.-Y. H. & WEINGARTEN, R.A.
DESIGN OF MULTIPLE-OUTPUT LOGIC NETWORKS BY A COMPUTER WITH A
SMALL MEMORY SPACE
PROC IEEE REGION 6 CONF, SACRAMENTO, MAY 1971, SESSION 2C4
1394. SU, S.-Y. H.
COMPUTER ORIENTED ALGORITHMS FOR SYNTHESIZING MULTIPLE OUTPUT
COMBINATIONAL AND FINITE MEMORY SEQUENTIAL CIRCUITS

1395. PHD THESIS, UNIV OF WISCONSIN, 1967, 148 PP ; SUP D.L. DIETMEYER
SYNTHESIS OF MULTIPLE-OUTPUT, FAN-IN LIMITED NAND LOGIC NETWORKS
IEEE COMPUTER GROUP RESEARCH REPORT R 70-5, 26 PP, 1970

1396. SUY, H. & DIETMEYER, D.L.
COMPLEX REDUCTION OF TWO-LEVEL MULTIPLE OUTPUT SWITCHING CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-18, NO 1, P 58-63, JAN 1969

1397. SUY, H. & WINGARTEN, R.A.
COMPUTER-AIDED DESIGN OF MULTIPLE OUTPUT LOGIC NETWORKS
IEEE COMPUTER GROUP RESEARCH REPORT, R 70-129, 37 PP, 1970

1398. SUGIYAMA, S. & NEMOTO, S. & KANI, K. & OHTSUKI, T. & WATANABE, H.
AN INTEGRATED CIRCUIT LAYOUT DESIGN PROGRAM BASED ON A GRAPH
THEORETICAL APPROACH.
ISSCC, PHILADELPHIA, FEB 1970, P 86-87

1399. SUGIYAMA, S. & HIRANO, M.
AN AUTOMATED INTEGRATED CIRCUIT LAYOUT DESIGN PROGRAM OF A
SYSTEMATIC CHIP USING BUILDING BLOCKS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 293-298,
IEEE CONF PUBL NO 86

1400. SUNG, C.H.
FAULT DETECTION AND LOCATION IN SEQUENTIAL CELLULAR ARRAYS
PHD THESIS, UNIV OF TEXAS, AUSTIN, 1971, 80 PP ; SUP C.L. COATES;
DISS ABSTR, VOL 32, NO 11, P 6408H ; UNIV MICROFILMS NO 72-15842

1401. SURINA, J.J.
TRADE-OFFS IN HIGH SPEED COMPUTER INTERCONNECTIONS
PROC NEPCON, 1976, P 9.13-9.30

1402. SUSSKIND, A.A.
ADDITIONAL APPLICATIONS OF THE BOOLEAN DIFFERENCE TO FAULT
DETECTION AND DIAGNOSIS
DIGEST INT SYMPO ON FAULT-TOLERANT COMPUTING, JUNE 1971, P 58-61

1403. SUSSMAN, J.V.
ICTS SUBSYSTEM DEVELOPMENT PRIMER
MIL, DEPT OF CIVIL ENG., REPT 668-56, MAY 1968

1404. SUSSON, S. & OGLESBY, R.
COMPUTERIZED LOGIC DESIGN OF DIGITAL CIRCUITS
NASA REPT CR-2212, REPT 275-0678, MARCH 1973, 166 PP.;
(NAS 73-19230)

1405. SUTHERLAND, I.E. & GUSTREICHER, D.
HOW BIG SHOULD A PRINTED CIRCUIT BOARD BE
IEEE TRANS ON COMPUTERS, VOL C-22, NO 5, P 537-541, MAY 1973

1406. SUTHERLAND, I.E.
SKETCHPAD, A MAN-MACHINE GRAPHICAL COMMUNICATION SYSTEM
PROC SJCC, 1963, P 329-346

1407. SUTHERLAND, I.E.
A METHOD FOR SOLVING ARBITRARY WALL MAZES BY COMPUTER
IEEE TRANS ON COMPUTERS, VOL C-18, NO 12, DEC 1969

1408. SUTHERLAND, W.P.
COMPUTER ASSISTANCE IN THE LAYOUT OF INTEGRATED CIRCUIT MASKS.
IEEE INT CONV, 1968, PAPER 4A2

1409. SWEN, G.F.
DEVELOPMENT OF THE SPANNING TREE CONCEPT WITH APPLICATIONS TO THE
SHORTEST ROUTE PROBLEM
PHD THESIS, UNIV OF PITTSBURGH, 1968

1410. SYSTEMS, SCIENCE AND SOFTWARE.
MASA SYSTEM SPECIFICATION.
SYSTEMS, SCIENCE AND SOFTWARE 1970

1411. SZYGDENDA, S.A.
PROBLEMS ASSOCIATED WITH THE IMPLEMENTATION AND UTILIZATION OF
DIGITAL SIMULATORS AND DIAGNOSTIC TEST GENERATION SYSTEMS
DIGEST INT SYMPO ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 51-52

1412. SZYGDENDA, S.A.
A SELF MAINTAINING MEMORY SYSTEM FOR DIGITAL COMPUTERS
PROC 2ND HAWAII CONF ON SYSTEMS SCIENCES, JAN 1969, P 577-580

1413. SZYGDENDA, S.A.
A SOFTWARE DIAGNOSTIC SYSTEM FOR TEST GENERATION AND SIMULATION OF
LARGE DIGITAL SYSTEMS
PROC NEC, DEC 1969, P 657-662

1414. SZYGDENDA, S.A.
TEGAS - A DIAGNOSTIC TEST GENERATION AND SIMULATION SYSTEM FOR
DIGITAL COMPUTERS
PROC 3RD HAWAII CONF ON SYSTEM SCIENCES, JAN 1970, P 163-166

1415. SZYGDENDA, S.A.
TEGAS2 - ANATOMY OF A GENERAL PURPOSE TEST GENERATOR AND SIMULATION
SYSTEM FOR DIGITAL LOGIC
PROC 9TH DAW, DALLAS, 1972, P 116-127

1416. SZYGDENDA, S.A. & GOLDRING, G.
IMPLEMENTATION AND EXTENSIONS OF MULTI-DIMENSIONAL PATH
SENSITIZING IN A SIMULATION AND DIAGNOSIS SYSTEM
PROC 7TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, OCT 1969,
P 281-292

1417. SZYGDENDA, S.A. & HENNING, C. & ROUSE, D.
FUNCTIONAL SIMULATION, A BASIS FOR A SYSTEMS APPROACH TO DIGITAL

- NO 9, P 51J1H ; UNIV MICROFILMS, NO 72-7847
1418. SIMULATION AND FAULT DIAGNOSIS
PROC 1972 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 270-281
SZYGENDA,S.A. & HEMPHILL,J. & HEMMING,C. & PIKE,J. & LEKKOS,A.
& THOMPSON,E.
IMPLEMENTATION OF SYNTHESIZED TECHNIQUES FOR A COMPREHENSIVE
DIGITAL DESIGN, VERIFICATION AND DIAGNOSIS SYSTEM
PROC 5TH HAWAI CCNF ON SYSTEM SCIENCES, HONOLULU, JAN 1972,
P 203-205
1419. SZYGENDA,S.A. & LEKOS,A.A.
INTEGRATED TECHNIQUES FOR FUNCTIONAL AND GATE-LEVEL DIGITAL LOGIC
SIMULATION
PROC 12TH DAW, PORTLAND, JUNE 1973, P 159-172
1420. SZYGENDA,S.A. & ROUSE,P.M.
FUNCTIONAL SIMULATION - A BASIS FOR A SYSTEMS APPROACH TO
LOGICAL SIMULATION
IEEE COMPUTER GROUP REPOSITORY, R 70-93, 32 PP, 1970
1421. SZYGENDA,S.A. & ROUSE,P.M. & THOMPSON,E.W.
A MODEL AND IMPLEMENTATION OF A UNIVERSAL TIME DELAY SIMULATOR
FOR LARGE DIGITAL NETS
PROC SJCC, 1970, P 207-216
1422. SZYGENDA,S.A. & THOMPSON,E.W.
FAULT INSERTION TECHNIQUES AND MODELS FOR DIGITAL LOGIC
SIMULATION
PROC FJCC, 1972, P 875-894
1423. TAKAHARA, ET AL
ON-LINE INTEGRATED CIRCUIT DESIGN SYSTEM USING GRAPHIC DISPLAY
ELECTRONICS AND COMMUNICATIONS IN JAPAN, VOL 55-D, NO 9, 1972,
P 106-115
1424. TAMMARU,E.
EFFICIENT TESTING OF COMBINATIONAL LOGIC CELLS IN LARGE SCALE
ARRAYS
PHD THESIS, STANFORD UNIV, 1968
1425. TANAKA,C.
PARALLEL SIMULATION OF DIGITAL SYSTEMS
M.S. THESIS, UNIV OF ILLINOIS, 1970, ILLIAC IV DOCUMENT 211
1426. TANAKA,C. & TABUCHI,K. & KANADA,H.
A PROCEDURE FOR SELECTING DIAGNOSTIC TESTS IN COMBINATIONAL
CIRCUITS
IEEE COMPUTER GROUP REPOSITORY, R 70-171, 9 PP, 1970
1427. LANG,Y.S.
GENERALIZATION OF FAULT-DETECTION TESTS FOR COMBINATIONAL CIRCUITS
AND SEQUENTIAL MACHINES
PHD THESIS, NORTHWESTERN UNIV, 1971, 76 PP ; DISS ABSTR, VOL 32,
NO 9, P 51J1H ; UNIV MICROFILMS, NO 72-7847
1428. TARJAN,R.F.
AN EFFICIENT PLANARITY ALGORITHM
PHD THESIS, STANFORD UNIV, NOV 1971, 160 PP, REPORT CS-244-71;
DISS ABSTR, VOL 32, NO 12, P 6974P ; UNIV MICROFILMS, NO 72-16807
1429. TAXIN,H.M.
A FACILITY FOR RAPID COMPUTER AIDED GENERATION OF
PRECISION GRAPHICS
PROC 5TH DAW, WASHINGTON, JULY 1968, P 21.1-24.17
1430. TAXIN,H.M.
INTERACTIVE GRAPHICS AND THE COMPUTER AIDED DESIGN OF DIGITAL
SYSTEMS
PHD THESIS, UCLA 1970 ; ABSTRACT IN DISSERTATION ABSTRACTS
VOL 31, NO 2, P 7329H, CEDEX 71-16,367
1431. TEETS,J.J.
THE ROLE OF SIMULATION IN LSI DESIGN
PROC SJCC, 1972, P 1065-1070
1432. TELL,H.V. & FRODERSTRICH,S.
INFORMATION SYSTEM FOR DESIGN ENGINEERING
1433. TENNANT,J.R. & CHESLEY,G.
DESIGN AND LAYOUT OF LARGE INTEGRATED CIRCUIT BOARDS
3RD ANNUAL INTEGRATED CIRCUITS SEMINAR, P 55-67, FEB 1966
1434. THAMRAIN,H.J. & MCLENDIA,P.J.
SYSTEM PARTITIONING FOR LSI
PROC NEC 1968, P 200-205
1435. THAYSE,A.
BOOLEAN DIFFERENTIAL CALCULUS
PHILIPS RES REPTS, VOL 26, P 229-246, 1971
1436. THAYSE,A.
MULTIPLE FAULT DETECTION IN LARGE LOGICAL NETWORKS
PHILIPS RES REPTS, VOL 27, NO 6, P 583-602, DEC 1972
1437. THAYSE,A.
TESTING OF ASYNCHRONOUS SEQUENTIAL SWITCHING CIRCUITS
PHILIPS RES REPTS, VOL 27, NO 1, P 99-106, FEB 1972
1438. THAYSE,A.
A VARIATIONAL DIAGNOSIS METHOD FOR STUCK-FAULTS IN COMBINATIONAL
NETWORKS
PHILIPS RES REPTS, VOL 27, NO 1, P 82-98, FEB 1972
1439. THAYSE,A. & DAVIC,M.
BOOLEAN DIFFERENTIAL CALCULUS AND ITS APPLICATION TO SWITCHING
THEORY

- IEEE COMPUTATIONAL GRAPH REPOSITORY, N 72-101, 34 P, 1972
1440. THOMAS, P. G.
COMPUTER GENERATED INTERCONNECTIONS FOR LSI
PROC NTC, DEC 1969, P 242-243
1441. THOMPSON, J. S. & SYGENDAL, S. A.
THE SPECIFICATION AND GENERATION OF DIFFERENT FAULT CLASSES FOR
DIGITAL SIMULATION
RECORD SILEICO 73, HOUSTON, APRIL 1973, P 388-395
1442. THOMPSON, J. S.
FAULT LOCATION IN CELLULAR ARRAYS
PROC ELEC 1969, P 81-86
1443. TISON, P. L.
SYNTHESIS OF COMBINATIONAL SWITCHING CIRCUITS MEETING TECHNOLOGY
REQUIREMENTS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 245-250,
IEE CONF PUBL NO 56
1444. THURIG, A. A.
AN EFFICIENT ALGORITHM FOR COMPONENT DISPOSITION ON A BOARD
ALTA PRODUCTIONS, VOL 35, NO 5, MAY 1970, P 417-421
1445. THURM,
FAULT FINDING: A UNIFIED APPROACH TO FAULT ANALYSIS IN COMBINATIO-
NAL NETWORKS
DIGEST IEEE INT COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 81-82
1446. THURNAGAR, J. T. AL
VIDAS - PLANNING DIAGRAM ASSEMBLY SYSTEM
PROC 10TH IAS, PORTLAND, JUNE 1973
1447. THURM, J. S. & WARD, R. G. & VANI, G. A.
RECENT ADVANCES IN COMPUTER-AIDED DESIGN OF SEQUENTIAL CIRCUITS
PROC 3RD HAWAII CONF ON SYSTEMS SCIENCES, JAN 1970, P 159-162
1448. THURM, J. S.
DIMENSIONAL CHECKING OF MOS/LSI LAYOUTS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 7-11,
IEE CONF PUBL NO 56
1449. THURM, J. S.
PROGRAMMABLE INTERCONNECTION TECHNIQUES
IEEE INT SOLID STATE CONF 1966, DIGEST VOL IX, P 124-125
1450. THURM, J. S.
COMPUTER-AIDED DESIGN IN ELECTRONICS
PROC IRECO 73, VOL 119, NO 1, P 17-27
1451. THURM, J. S. & ULRICH, F. W.
AUTOMATIC DIAGNOSIS OF COMPLEX LOGIC CIRCUITS
1452. TURNBULL, A. A.
COMPUTER-AIDED DESIGN - THE FUTURE FOR MICROELECTRONICS
MICROELECTRONICS (G.B.) VOL 1, NO 11, P 30-31 (NOV 1965)
1453. TUIRE, W. T.
HOW TO DRAW A GRAPH
PROC LONDON MATHEMATICAL SOCIETY, VOL 13, P 743-764, 1963
1454. TYLASKA, I. T.
FAULT DETECTION IN SEQUENTIAL MACHINES
PHD THESIS, UNIV OF HOUSTON, 1972, 177 PP; DISS ABSTR, VOL 33,
NO 9, P 4242U; UNIV MICROFILMS, NO 73-6365; ALSO,
REPT NUSC-IR-4421, NAVAL UNDERWATER SYSTEMS CENTER, NEWPORT, RI
(NTIS AD 750 266)
1455. TYUCU, E. H.
A DATA BASE AND PROBLEM SOLVER FOR COMPUTER-AIDED DESIGN
PROC IREP 71, P 1046-1049, 1971
1456. UHLIK, R. J.
GRAPHIC UPDATE OF AUTOMATED LOGIC DIAGRAMS
IBM TECHNICAL REPT TH 00.1747, JUNE 1968
1457. UHLIK, R. J.
GRAPHIC UPDATE OF AUTOMATED LOGIC DIAGRAMS
PROC 5TH DAW, WASHINGTON, JULY 1968, P 12.1-12.24
1458. ULRICH, F. W.
TIME SEQUENCED LOGICAL SIMULATION BASED ON CIRCUIT DELAY AND
SELECTIVE TRACING OF ACTIVE NETWORK PATHS
PROC 20TH ACV NAT CONF, 1965, P 437-448
1459. ULRICH, F. W.
SELECTIVE SIMULATION OF SYNCHRONOUS AND ASYNCHRONOUS DIGITAL
NETWORKS
REPT XG-1918/030, NORTH AMERICAN AVIATION, AUTOMATION DIV,
ARAHAM, CA, AUG 1966
1460. ULRICH, F. W.
THE EVALUATION OF DIGITAL DIAGNOSTIC PROGRAMS THROUGH DIGITAL
SIMULATION
PROC CONF ON COMPUTER TECHNOLOGY, UNIV OF MANCHESTER, JULY 1967,
P 9-10; IEE CONF PUBL NO J2
1461. ULRICH, F. W.
EXCLUSIVE SIMULATION OF ACTIVITY IN DIGITAL NETWORKS
CACM, VOL 12, NO 2, P 102-110, FEB 1969
1462. ULRICH, F. W. & HARRK, I.
THE CONCURRENT SIMULATION OF NEARLY IDENTICAL DIGITAL NETWORKS
PROC 10TH DAW, PORTLAND, JUNE 1973, P 145-150

1463. ULRICH, E.G. & BAUER, T. & WILLIAMS, L.R.
 FAULT-TEST ANALYSIS TECHNIQUES BASED ON LOGIC SIMULATION
 PROC 9TH IAW, DALLAS, JUNE 1972, P 111-115
1464. ULRICH, J.A.
 A COMPUTATIONAL THEORY OF PLANAR IMBEDDING
 PHD THESIS, UNIV OF TEXAS, AUSTIN, 1968
 DISS ABSTR, VOL 19, P J840B; UNIV MICROFILMS 69-6231
1465. ULRICH, J.A.
 THE EFFECT OF CONNECTOR ORIENTATION ON THE PHYSICAL DESIGN OF
 ELECTRICAL NETWORKS
 PROC JOINT CONF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
 ANAHEIM, OCT 1969, P 412
1466. ULRICH, J.A.
 A CHARACTERIZATION OF PLANAR ORIENTED GRAPHS
 SIAM J ON APPL MATH, VOL 18, NO 2, P 364-371, MARCH 1970
1467. ULRICKSON, R.B.
 COMPUTER AIDED LSI DESIGN
 RECORD WLSCON, 1969, SESSION 1/2
1468. URBAN, S.J.
 EFFICIENT USE OF A COMPUTER-AIDED DESIGN SYSTEM
 PROC 7TH IAW, SAN FRANCISCO, JUNE 1970, P 234-249
1469. URBAN, S.J. & RANDALL, N.C. & HARLEY, T.J.
 SYSTEM FOR HEURISTIC AND RAPID PROCESSING OF COMPONENT LAYOUT
 AND WIRING (SHARPLAW)
 PROC ACM NAT CONF, CHICAGO, AUG 1971, P 414-432
1470. VANBEEA, H.W.
 COMPUTER-AIDED DESIGN OF MOS/LSI CIRCUITS
 PROC SJCC, 1972, P 1059-1063
1471. VANCELEMPUT, W.M.
 AN INTERACTIVE SYSTEM FOR COMPUTER AIDED DESIGN OF PRINTED CIRCUIT
 BOARDS
 MATH THESIS, UNIV OF WATERLOO, DEPT OF APPLIED ANALYSIS AND
 COMPUTER SCIENCE, DEC 1971; ALSO REPORT CSRR-2064
1472. VANLIER, V.C. & OTTEN, S.H.
 ON THE MATHEMATICAL FORMULATION OF THE WIRING PROBLEM
 INT J OF CIRCUIT THEORY AND APPLICATIONS, VOL 1, P 137-147, 1973
1473. VANOVERSCHAETEN, R. & VANCELEMPUT, W. & VERBIST, J. & BEKE, H. & NIJS, G.
 COMPUTER-AIDED IC MASK PRODUCTION
 SUMMER SCHOOL ON CIRCUIT THEORY (ORGANIZED BY THE INSTITUTE OF
 RADIO-ENGINEERING AND ELECTRONICS, CZECHOSLOVAK ACADEMY OF
 SCIENCES, BRNO, CZECHOSLOVAKIA), SEPTEMBER 1971
1474. VARIAN, H. & ARONSTADT, E. & SCHEFF, B.H. & YOUNG, S.
 A VERSATILE COMPUTER DESIGN LANGUAGE BASED ON A PRECEDENCE
 GRAMMAR COMPILER
 PROC JOINT CONF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
 ANAHEIM, OCT 1969, P 415
1475. VARTANIAN, M.V.
 AN ALGORITHM FOR FAULT ISOLATION OF MULTISTATE ELECTRONIC NETWORKS
 UNIV OF PENNSYLVANIA, PHD THESIS, 1969
1476. VASEUR, J.P.
 AIDE DES CALCULATEURS A LA PRODUCTION DES MASQUES POUR CIRCUITS
 INTEGRES
 ONDE ELECTRIQUE, VOL 49, NO 1, P 90-91, JAN 1969
1477. VASSEUR, J.P. & BERROU, A. & PERKONE, M. & ROUSQUET, Y. & LUSINCHI, J.
 AUTOMATISATION DU DESSIN DES MASQUES POUR CIRCUIT INTEGRES
 CONF SUR LA MICROELECTRONIQUE AVANCEE, PARIS, 1970, P 422-429
1478. VERMA, J.P.
 AUTOMATIC TESTER FOR PC BOARDS USING FAULT INJECTION SIMULATION
 PROC 1972 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P92-97
1479. VINCENT-CARREFOUR, J. & Remy, J. & MOUX, G. & OUILLEIN, J.P.
 LE PROGRAMME 'SPIRAL'. AIDE A LA CONCEPTION DES ENSEMBLES LOGIQUES
 ONDE ELECTRIQUE, VOL 49, NO 1, P 127-130, JAN 1969
1480. VINCENT-CARREFOUR, J.J.
 DESIGN OPTIMIZATION OF SMALL LOGICAL SYSTEMS
 PROC 23RD ACM NAT CONF, P 379-386, 1968
1481. VISHNUBHUTLA, S.R. & CHUANG, Y.H.
 A PATH ANALYSIS METHOD FOR THE DIAGNOSIS OF MULTIPLE FAULTS IN
 COMBINATIONAL CIRCUITS
 TECH MEMO NO 155, COMPUTER SYSTEMS LAB, WASHINGTON UNIV, ST LOUIS,
 APRIL 1972
1482. VISHNUBHUTLA, S.R. & CHUANG, Y.H.
 A PATH ANALYSIS APPROACH TO THE DIAGNOSIS OF COMBINATIONAL CIRCUITS
 PROC 8TH IAW, P 222-230, JUNE 1971
1483. VISHNUBHUTLA, S.R. & CHUANG, Y.H.
 A THEORY AND A PROCEDURE FOR THE DETECTION OF MULTIPLE FAULTS IN
 COMBINATIONAL CIRCUITS
 PROC 10TH ALLENSTON CONF ON CIRCUIT AND SYSTEM THEORY, P 133-142,
 OCT 1972
1484. VLACKA, D.
 COMPUTER SIMULATION OF DIGITAL SYSTEMS ON THE HARDWARE LEVEL
 PHD THESIS, CASE INST OF TECHNOLOGY, 1967, 193 P, SUP:J.L.M.P.1967E1;
 DISS ABSTR, VOL 28, NO 6, P 2435B; UNIV MICROFILMS 67-16108
1485. VLIFISTR, J. & WIELINGA, P.F. (EDS)
 COMPUTER AIDED DESIGN

NORTH HOLLAND, AMSTERDAM, 1973

1486. VOGELBERG, R.E.
IDENTIFYING SOURCES OF UNKNOWN LEVELS GENERATED DURING THREE-VALUE FAULT SIMULATION
IBM TECH DISCLOSURE BULLETIN, VOL 14, NO 8, P 2510-2511, JAN 1972

1487. VOGELBERG, R.E.
OPTIMIZATION OF FAULT SIMULATION BY PREANALYSIS
IBM TECH DISCLOSURE BULLETIN, VOL 14, NO 8, P 2508-2509, JAN 1972

1488. WALKER, G.A. (ED)
ADVANCES IN ELECTRONIC CIRCUIT PACKAGING
PLENUM PRESS, NEW YORK 1962

1489. WALKER, G.S.
COMPUTER-AIDED DRAWING EQUIPMENT FOR INTEGRATED CIRCUIT MANUFACTURE
POST-OFF-ELLIC-ENG.-J.(GB), VOL 64, PT4, P 260-265, JAN 1972

1490. WALKER, R.
USER'S VIEW OF LOGIC SIMULATION
DIGEST IEEE INTERCON, NEW YORK, 1972, P 44-45

1491. WALL, P.A.
IMPROVEMENT IN COST, RELIABILITY AND SPEED OF PROVIDING ENGINEERING INFORMATION FOR PRODUCTION BY USING COMPUTER AIDED DESIGN
PROC CONF ON MANAGEMENT AND ECONOMICS IN THE ELECTRONICS INDUSTRY (IEE PUBL 62), EDINBURGH, MARCH 1970, P 83-93

1492. WANG, S.C.
DESIGN OF ASYNCHRONOUS MACHINES WITH FAULT DETECTION CAPABILITIES
PROC 7TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 237-242, OCT 1969

1493. WANG, P.T.
ORDERING ALGORITHM FOR PBT CIRCUITS IN LSI ARRAYS
IBM TECH DISC BULL, VOL 15, NO 11, P 3357-3358, APRIL 1973

1494. WANG, Y.Y.
COMBINATIONAL LOGIC DESIGN AND TEST BY TI 960A MINICOMPUTER
CASE WESTERN RESERVE UNIV, MASTER'S THESIS, 1973

1495. WARDLINGTON, C.R.
AUTOMATION OF LOGIC PAGE PRINTING
IBM DATA SYSTEMS DIVISION, TECHNICAL REPORT 00.720, JAN 1961

1496. WARDLINGTON, C.R.
AUTOMATION OF LOGIC PAGE PRINTING
AIEE SUMMER GENERAL MEETING, 1961, PAPER CP61-726

1497. WARSZAWSKY, E.B.
DESIGN AUTOMATION
DATAMATION, JUNE 1964, P 25-28

1498. WATERS, M.C.
COMPUTER AIDS TO LOGIC SYSTEMS DESIGN
PRD THESIS, UNIV OF SOUTHAMPTON, 1972

1499. WATERS, R.H.
A DRAFTING DOCUMENT GENERATION LANGUAGE
IBM TECHNICAL REPT TR 02.328, OCT 1964

1500. WAXMAN, R. E. MCMAHON, M.T. & CRAWFORD, H.J. & DEANDRADE, A.F.
AUTOMATED LOGIC DESIGN TECHNIQUES APPLICABLE TO INTEGRATED CIRCUITRY TECHNOLOGY
PROC FJCC 1966, P 247-265

1501. WEAVER, J.A.
CIRCUIT SPECIFICATION ON A COMPUTER DISPLAY
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 579-584, IEE CCNF PUBL NO 51

1502. WEINBERG, I.L.
MICROELECTRONICS AND PRINTED CIRCUITS : PROBLEMS AND THEIR SOLUTIONS
PROC 5-TH DAW, WASHINGTON, JULY 1968, P J.1-3.30

1503. WEINBERG, A.
FORMAL PROCEDURES FOR CONNECTING TERMINALS WITH A MINIMUM TOTAL WIRE LENGTH
JOURNAL ACM, VOL 4, NO 4, P 428-433 (JUNE 1957).

1504. WEINBERG, A.
LARGE SCALE INTEGRATION OF MOS COMPLEX LOGIC : A LAYOUT METHOD
IEEE-J-SSC, VOL 2, NO 4, P 182-186, DEC 1967

1505. WEINBERG, A. & LUBERMAN, H.
SYMBOLIC DESIGNATIONS FOR ELECTRICAL CONNECTIONS
JACM, VOL 4, NO 4, P 420-427, 1957

1506. WEINDLING, M.N.
A COMPUTER PROGRAM FOR AUTOMATIC POINT TO POINT WIRING
DOUGLAS ENGINEERING PAPER 1608, SEP 1963, DOUGLAS AIRCRAFT CO, SANTA MONICA

1507. WEINDLING, M.N.
A METHOD FOR THE BEST GEOMETRIC PLACEMENT OF UNITS ON A PLANE
PROC FIRST DAW 1964 ; DOUGLAS PAPER 3108

1508. WEINDLING, M.N.
A COMPUTER SYSTEM FOR AUTOMATIC OPTIMAL DESIGN OF AN ELECTRONIC SYSTEM
PROC SHARE MEETING, SAN FRANCISCO, MARCH 1964

- INTERCONNECTIONS FOR A FAST LOGIC SYSTEM
COMPUTER JOURNAL, VOL 6, P 321, 1964
1532. WISLWAN, N.E. & LEMAF, H.U. & HILES, J.A.O.
PIVIL - A NEW APPROACH TO GRAPHIC MAN-MACHINE INTERACTION
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 463-471,
IEE CONF PUBL NO 51
1533. WITTE, L.
DIGITAL SIMULATION OF LARGE SCALE INTEGRATED CIRCUITS FOR PARALLEL
PROCESSING OF PICTURES
ABSTRACTS COMPUTER SCIENCE CONF, COLUMBUS, OHIO, SESSION 14C6,
FEB 1973
1534. WOLLENDALE, R.
COMPUTER-AIDED DESIGN OF ELECTRONIC CIRCUITS
ILLIFFE 1968, LONDON, 172 PP
1535. WOJLIN
AN ALGORITHM FOR STRAIGHT LINE REPRESENTATION OF SIMPLE PLANAR
GRAPHS
IEE NEW YORK SCIENTIFIC CENTER REPORT NO 329-2918, OCT 1967
J. OF THE FRANKLIN INSTITUTE, VOL 287, NO 3, P 197-208, MARCH 1968
1536. WOOL, J. & NEWTON, R.S. & SNELL, D.J. & WALMSLEY, M.B.
COMPUTER-AIDED PRODUCTION OF MASKS FOR SILICON INTEGRATED CIRCUITS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 122-129,
IEE CONF PUBL NO 51
1537. WUTTRICH, C.
COMPUTER HARDWARE AND COMPUTER-AIDED DESIGN (IN GERMAN)
FULL. ASS. SUISSE ELEC., VOL 62, NO 22, P1056-1060, OCTOBER 1971
1538. YAGGI, T.E.
AUTOMATIC TEST SPECIFICATIONS FOR N/C PRINTED CIRCUIT BOARDS
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 190-202
1539. YANG, Y.Y. & WING, C.
AN ALGORITHM FOR THE WIRING PROBLEM
IEE INT SYM ON ELECTRICAL NETWORK THEORY (LONDON),
SEPTEMBER 1971, DIGEST P 14-15
1540. YAU, S.S. & ORSIC, M.
FAULT DIAGNOSIS AND REPAIR OF CUT POINT CELLULAR ARRAYS
IEE TRANS ON COMPUTERS, VOL C-19, NO 3, MARCH 1970, P 259-262
1541. YAU, S.S. & TANG, Y.S.
AN EFFICIENT ALGORITHM FOR GENERATING COMPLETE TEST SETS FOR
COMBINATIONAL LOGIC CIRCUITS
DIGEST INT SYM ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 14-17
1542. YAU, S.S. & TANG, Y.S.
AN EFFICIENT ALGORITHM FOR GENERATING COMPLETE TEST SETS FOR
COMBINATIONAL LOGIC CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1245-1251, NOV 1971
1543. YAU, S.S. & YANG, S.C.
A MULTIPLE FAULT DETECTION ALGORITHM FOR COMBINATIONAL LOGIC
CIRCUITS
PROC 19TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 101-110,
CCT 1972
1544. YEN, Y.T.
AUTOMATIC TEST GENERATION FOR FOUR-PHASE MOS-LSI CIRCUITS
PROC 2ND HAWAII CONF ON SYSTEMS SCIENCES, JAN 1969, P 751-754
1545. YEN, Y.T.
A METHOD OF AUTOMATIC FAULT DETECTION TEST GENERATION FOR FOUR
PHASE MOS LSI CIRCUITS
PROC SJCC, 1969, P 215-220
1546. YETTER, I.H.
HIGH SPEED FAULT SIMULATION FOR THE UNIVAC 1107 COMPUTER
PROC 23RD ACM NAT CONF, 1968, P 265-277
1547. YOSHIDA, K. & NAKAGAWA, Y.
TOPOLOGICAL LAYOUT DESIGN OF MONOLITHIC IC IN CAD
DIGEST ISSCC, PHILADELPHIA, FEB 1969, P 136-137
1548. YOSHIDA, K. & OHTA
TOPOLOGICAL LAYOUT OF A MONOLITHIC IC
ELECTRONICS AND COMMUNICATIONS IN JAPAN, VOL 52, NO 12, P 17J-179
1969
1549. YOSHIDA, K. & NAKAYAMA, N. & SATOH, T. & TAWARA, K.
ON-LINE PATTERN DESIGN SYSTEM FOR INTEGRATED CIRCUITS
PROC COMPUTER 72, ISLANDS OF APPLICATION (IEEE), TOKYO, JAPAN,
JUNE 1972, P 166-176
1550. YOUNG, S.
A MICROPROGRAM SIMULATOR
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 63-81
1551. YOUNG, S. & ECKBERG, A.
AUTOMATIC LOGIC PARTITIONING, PLACEMENT, WIRING
PROC JOINT CONF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ANARHEIM, OCT 1969, P 416
1552. YOUNG, S.P. & ECKBERG, A.E.
SURVEY OF LITERATURE ON INTERCONNECTION, COMPONENT PLACEMENT AND
LOGIC PARTITIONING
RAYTHEON MISSILE SYSTEMS, DIGITAL SYSTEMS DEPT, MEMO SY-3-69,
APRIL 1968
1553. ZANF, K. & WILBER, D.A.

1509. WEINDLING, V.N. & GOLCMB, S.W.
MULTIPLANAR GRAPHS
ROGUELAS MISSILE AND SPACE SYSTEMS DIVISION, PAPER 3594, SEP 1965
1510. WEISS, C.D.
BOUNDS ON THE LENGTH OF TERMINAL STUCK-FAULT TESTS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 3, P 305-309, MARCH 1972
1511. WEISSMAN, J.
ECCLEMAN ALGORITHM, MAP COLORING AND INTERCONNECTIONS
AMER MATH MONTHLY, VOL 69, P 608-613, 1962
1512. WEISSMAN, J.
ECCLEMAN ALGORITHM, MAP COLORING AND INTERCONNECTIONS
DEPT JJ-1-51, AUTONETICS, ANAHEIM, CA, 1965
1513. WEISSMAN, J.
THE MATHEMATICAL BASIS OF THE AUTOMATIC ETCHED INTERCONNECTION
DESIGN PROGRAM
PAPER NO 7, DEPT 3341-5, AUTONETICS, ANAHEIM, CA, 1965
1514. WEST, L.E. & CASKEY, D.L.
TOPOGRAPHIC SIMULATION AS AN AID TO PRINTED CIRCUIT BOARD DESIGN
SANTIA CORP., REPT SC-PR-66-424 (AUG 1966).
1515. WHITNEY, G.F.
COMPUTER GENERATED ANALYSIS OF CIRCUIT FAILURES
SYMP OF ENGINEERING COMPUTER APPLICATIONS IN DESIGN AND
MANUFACTURE, WESTERN ELECTRIC, READING, PA, APRIL 1968,
PAPER NO 15
1516. WHITNEY, G.F.
ALGEBRAIC FAULT ANALYSIS FOR CONSTRAINED COMBINATIONAL NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 2, P 141-149, FEB 1971
ALSO IEEE COMPUTER GROUP REPOSITORY, R 70-119, 28 PP
1517. WHITNEY, G.F.
TEST GENERATION FOR STRUCTURAL TWO-STATE MACHINES BY A METHOD OF
SEQUENTIAL CONSTRAINTS
DIGEST IEEE INT COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 73-74
1518. WHITNEY, G.F. & TULLOSS, R.F.
THE REST LANGUAGE: A LANGUAGE FOR USE IN SIMULATION OF DIGITAL
CIRCUITS
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 211-214
1519. WILBER, J.A. & ZANE, R.
PUZZLE: A PROGRAM FOR COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT
BOARD
UCRL 17814, SEPT 1967.
1520. WILBER, J.A.
A LANGUAGE FOR DESCRIBING DIGITAL COMPUTERS
APPLICATION OF LIST PROCESSING METHODS TO THE DESIGN OF
1521. WILCOX, P.
DESIGN RULE CHECKING OF INTEGRATED CIRCUIT MASKS
INTERNAL REPORT, PELL NORTHERN RESEARCH, OTTAWA, OCT 1972
1522. WILKENS, J.J.
OPTIMAL REPRESENTATIONS OF FINITE STATE MACHINES FOR COMPUTER
SIMULATION
PHD THESIS, UNIV OF PENNSYLVANIA, 1971, J21PP; SUP H. YAMADA;
DISS ABSTR, VOL 32, NO 4, P 2113H; UNIV MICROFILMS, NO 71-26113
1523. WILLIAMS, M.J.
TEST GENERATION FOR LSI SEQUENTIAL CIRCUITS: THE USE OF TEST
POINTS IN CONJUNCTION WITH ADDITIONAL LOGIC
PHD THESIS, STANFORD UNIV, DEPT OF EL ENG, AUG 1970
1524. WILLIAMS, H.P.
THE SYNTHESIS OF LOGICAL NETS CONSISTING OF NOR UNITS
COMPUTER JOURNAL, VOL 11, NO 2, P 173-176, AUG 1968
1525. WILLIAMS, J.S.
COMPUTER-AIDED PRINTED CIRCUIT BOARD DESIGN
PROC IERE CONF ON COMPUTER SYSTEMS AND TECHNOLOGY, LONDON, 1972,
P 38-48; IERE CONF PUBL NO 25
1526. WILLIAMS, R.
A SURVEY AND AN ANNOTATED BIBLIOGRAPHY OF DATA STRUCTURES
FOR COMPUTER GRAPHICS SYSTEMS
NEW YORK UNIV BKGNX, LAB FOR ELECTROSCIENCE,
RESEARCH REPT TK-403-6, SEPTEMBER 1969, 54 PP
CFSTI AD 697890
1527. WILLIAMS, T.D.
AUTOMATED COMPUTER DESIGN
UNIVAC, BLUE BELL, 1966, 25 PP
1528. WILSON, R.P.
A COMPUTER AIDED INTERCONNECTION SYSTEM
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 281-289
1529. WING, C.
ON DRAWING A PLANAR GRAPH
IEEE-T CIRCUIT THEORY, VOL 13, NO 1, P 112-113 (MAR 1966).
1530. WISE, D.J.
LIDO- AN INTEGRATED SYSTEM FOR COMPUTER LAYOUT
AND DOCUMENTATION OF DIGITAL ELECTRONICS.
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 72-81,
IEE CONF PUBL NO 51
1531. WISEMAN, N.F.
APPLICATION OF LIST PROCESSING METHODS TO THE DESIGN OF

MARCH 1973 ; UNIV MICROFILMS, CRDER NO 73-5204

PUZZLE : A PROGRAM FOR COMPUTER AIDED DESIGN OF PRINTED CIRCUIT ARTWORK
 PROC ISI PAWAI CONF ON SYSTEMS SCIENCES, JAN 1968, P 109-112

1554. ZANE,P. & WILBER,D.A.
 COMPUTER AIDED DESIGN OF PRINTED CIRCUIT ARTWORK
 COMPUTER AIDED CIRCUIT DESIGN, ADO & MAGNUSON, (CM 12),
 PENNACE HALL, 1969

1555. ZANE,P. & WILBER-HARRELL,D.A.
 COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT ARTWORK
 UNIV OF CALIFORNIA, LAWRENCE RAD.LAB, REPT NO UCRL 18172, APR 1969

1556. ZEH,D.B.
 A VLSI COMPUTIL-AIDED DESIGN SYSTEM : LOGIC AND CIRCUIT DESIGN
 VERIFICATION AND TESTING
 NATIONAL AEROSPACE ELECTRONICS CONF, DAYTON, OHIO, MAY 1969

1557. ZELL,C.C.
 MANUFACTURING ENGINEERING AND INFORMATION
 PROC 41A DAV, LOS ANGELES, JUNE 1967, P 3.1-3.18

1558. ZELLINGER,S.H.
 ON-LINE INTERACTIVE GRAPHICS : THE DESIGNER'S DREAM OR THE
 PRODUCTION MANAGER'S NIGHTMARE
 PROC 9TH DAV, DALLAS, JUNE 1972, P 35-49

1559. ZELLINGER,S.H.
 ONLINE INTERACTIVE GRAPHICS - THE DESIGNER'S DREAM OR THE
 PRODUCTION MANAGER'S NIGHTMARE
 PECC ONLINE 72, VOL 2, UYBRIDGE, UK, SEPT 1972, P 861-884

1560. ZISSOS,D.
 LOGIC DESIGN ALGORITHMS
 OXFORD PRESS 1972

1561. ZUCKER,J.S. & CRABFORD,B.J.
 GRAPHICAL LAYOUT SYSTEM FOR INTEGRATED CIRCUITS
 IEEE TRANS ON CIRCUIT THEORY, VOL 18, NO 1, P 163-173, JAN 1971

1562. ZUCKER,M.S.
 LCCS : A MACHINE LOGIC AND CONTROL SIMULATOR
 IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-14, P 403-416, 1965

1563. ZUCKER,M.S.
 LOCS : AN EDP MACHINE LOGIC AND SIMULATOR
 RECORD TELE INT CCNV, 1965, PTJ, P 28-51

1564. ZUMBAO,P.F.
 THE ANALYSIS AND SYNTHESIS OF A COMPUTER SYSTEM ARCHITECTURE
 CAPABLE OF ON-DEMAND FAULT-TOLERANT COMPUTING
 PhD THESIS, SOUTHERN MTHCIDIST UNIV, 1972, 136 PP (SUPERVISOR
 S.A. SAYGINDA) ; DISSERTATION ABSTRACTS, VOL 33, NO 9, P 4236H,

1565. ZUCKER,F.W. & WANDELL,B.
 ITERATIVI MULTI-LEVEL MODELLING - A METHODOLOGY FOR COMPUTER
 SYSTEM DESIGN
 IBM RESEARCH REPT RC1938 , NOV 1963