

AUTOMATED DESIGN OF DIGITAL SYSTEMS
A BIBLIOGRAPHY

by

W.M. vanCleempus

Research Report CS-74-08

Department of Applied Analysis and
Computer Science

University of Waterloo
Waterloo, Ontario, Canada

May, 1974

copyright © 1973, © 1974 by W.M. vanCleempus

All rights reserved. No part of this publication may be reproduced
without the prior permission of the author.

AUTOMATED DESIGN OF DIGITAL SYSTEMS - A BIBLIOGRAPHY

This bibliography on automated design of digital systems consists of 3 major sections:

1. An extensive subject index, pointing to the list of references. These references are classified in one or more of the following classes:
 - 1 General References on Design Automation
 - 2 The Design Automation Environment
 - 3 Aids for Design Automation System Builders
 - 4 Automated Logic Design
 - 5 Simulation of Digital Systems
 - 6 Fault Diagnosis
 - 7 Partitioning and Assignment
 - 8 Placement
 - 9 Routing of Interconnections
 - 10 Design of Printed Circuits
 - 11 Design of Integrated Circuits
 - 12 Computer-Aided Circuit Analysis
 - 13 Automated Documentation
 - 14 Computer-Aided Manufacturing (CAM) of Digital Systems
2. An author index, listing all authors, whether they appear as the first author or not.
3. A list of 1565 references complete with author(s), title and source.

The material for this bibliography has been collected by the author for the last 4 years. An attempt has been made to produce a complete bibliography in the main field of design automation of digital systems (automated logic design, fault diagnosis, fault test generation, logic simulation, partitioning, placement and routing). A number of references is included on the general aspects of design automation and on tools for design automation system builders (computer graphics, graph theory, optimization, data bases...). Also some references are included on programs for computer-aided circuit analysis and on computer-aided manufacturing of digital systems. In these fields, the bibliography is not intended to be complete but contains a number of citations that are representative of the field.

Since a bibliography has to be up-to-date in order to be useful, updates will be issued on a regular basis (semi-annually).

I want to thank my wife Magda for her patience in typing all the citations with the greatest possible accuracy.

A Note to the Users of this Bibliography

In any bibliography of this extent, a number of errors and omissions is almost certain to occur, although a serious attempt has been made to avoid them. Any corrections, additions or suggestions for improvement will be appreciated very much and can be sent to:

W.M. VanCleemput
Dept of Applied Analysis and Computer Science
University of Waterloo
Waterloo, Ontario, Canada
N2L 3G1

October 1973

AUTOMATED DESIGN OF DIGITAL SYSTEMS - A BIBLIOGRAPHY

- 1 GENERAL REFERENCES ON DESIGN AUTOMATION AND RELATED TOPICS**
- 2 THE DESIGN AUTOMATION ENVIRONMENT**
- 3 AIDS FOR DESIGN AUTOMATION SYSTEM BUILDERS**
- 4 AUTOMATED LOGIC DESIGN**
- 5 SIMULATION OF DIGITAL SYSTEMS**
- 6 FAULT DIAGNOSIS**
- 7 PARTITIONING AND ASSIGNMENT**
- 8 PLACEMENT**
- 9 ROUTING OF INTERCONNECTIONS**
- 10 DESIGN OF PRINTED CIRCUITS**
- 11 DESIGN OF INTEGRATED CIRCUITS**
- 12 COMPUTER-AIDED CIRCUIT ANALYSIS**
- 13 AUTOMATED DOCUMENTATION**
- 14 COMPUTER-AIDED MANUFACTURING (CAM) OF DIGITAL SYSTEMS**

3.2 SOFTWARE

3.2.1 COMPUTER GRAPHICS

HOCK: 422, 1049, 1089, 1090, 1145, 1304, 1335
SURVEY: 1144, 1526
BIBLIOGRAPHIES: 1123, 1526
THESIS: 1435
GENERAL: 9, 32, 80, 119, 262, 312, 350, 516, 1067,
1078, 1199, 1337, 1378, 1556, 1559
FOR DRAFTING: 70, 226, 227, 313, 399, 949, 1489
FOR CIRCUIT ANALYSIS: 116, 163, 164, 655, 834, 838,
838, 936, 945, 1501
FOR IC MASK GENERATION: 44, 700, 1489
INTERACTIVE GRAPHICS SYSTEMS FOR CAD
APPLICON: 678, 1194, 1195, 1196, 1197
GOLD: 483, 484, 485
GRAPHIC-1: 1055
GRAPHPLE: 384
RAINBOW: 262
SKETCHPAD: 1406
PIXIE: 1532
OTHER: 566, 827

3.2.2 FILE SYSTEMS AND DATA BASES

GENFAL: 661, 883, 1064, 1192
FOR CAF: 33, 109, 200, 213, 311, 408, 568, 624,
708, 726, 781, 860, 916, 933, 951, 953, 1033,
1112, 1113, 1138, 1155, 1309, 1310, 1432, 1455,
1491, 1528
PROGRAMMING LANGUAGES, DATA STRUCTURES, COMPILERS,***
MACROPROCESSORS: 49, 50
DATA STRUCTURES: 350, 418, 421, 484, 516, 571, 699,
1526
PROGRAMMING LANGUAGES: 119, 350, 953, 954

3.2.3 PROGRAMMING LANGUAGES, DATA STRUCTURES, COMPILERS,***

APL: 78, 80, 126, 718
ALG: 418, 1217, 1218
LOGALGOL: 819
PERT: 778
PLAN: 1027
SWITCHING AND AUTODATA THEORY
BCCLEAN DIFFERENCE: 14, 1160, 1435, 1439
MISC: 667, 1928

4 AUTOMATED LOGIC DESIGN

4.0 GENERAL: 43, 75, 189, 346, 518, 557, 778, 1179, 1183,
1184, 1185, 1187, 1326, 1335, 1360
4.1 SURVEYS, BOOKS, BIBLIOGRAPHIES
4.1.1 SURVEYS: 53, 68, 192, 956, 1041
4.1.2 BIBLIOGRAPHIES: 117, 178, 190, 191
4.1.3 BOOKS: 274, 276, 704, 1108, 1560
4.1.4 THESIS: 63, 100, 101, 130, 175, 204, 261, 314,
336, 356, 386, 446, 474, 515, 554, 599, 643,
724, 798, 818, 902, 903, 910, 961, 1074, 1126,
1149, 1182, 1204, 1262, 1289, 1294, 1353, 1348,
1394, 1484, 1494, 1498

4.2 LOGIC DESIGN ALGORITHMS

4.2.1 GENERAL: 15, 25, 179, 368, 404, 420, 910, 911,
961, 962, 1355, 1386, 1464
4.2.2 ASYCHRONOUS CIRCUITS: 39, 393, 1349, 1350
4.2.3 SEQUENTIAL CIRCUITS: 108, 578, 944, 1328, 1377, 1447
4.2.4 COMBINATIONAL CIRCUITS: 72, 154, 175, 185, 260,
261, 285, 339, 340, 638, 724, 753, 754, 780, 821,
1020, 1035, 1048, 1058, 1204, 1289, 1291, 1353,
1384, 1396, 1397
4.2.5 NAND CIRCUITS: 365, 368, 393, 1050, 1387, 1388, 1389
4.2.6 NOR CIRCUITS: 366, 1524
4.3 DIGITAL DESIGN LANGUAGES
APL: 423, 424, 425, 718
APLI: 100, 515
ALERT: 488, 494, 495, 496, 497, 498, 1220, 1221
CASSANDRE: 30, 31, 129, 338, 356, 612, 613, 614, 615,
925, 1006, 1009, 1010
DCDS: 1126, 1127, 1128
DUL: 386, 387, 388, 389, 1262
DDISIM: 40
CDL: 68, 271, 272, 273, 274, 275, 276, 991, 992,
1011, 1012, 1081
CDL1: 1363, 1364, 1365, 1366, 1367
LOTIS: 1287
MODEL: 1101
RUDL: 1474
PMS: 96, 97, 98
PMSI: 787, 788, 789
SCDAS: 1087, 1088
WLT: 620

OTHER: 49, 63, 64, 65, 66, 115, 208, 214, 215, 335, 336, 381, 46, 474, 475, 517, 553, 554, 555, 625, 688, 1013, 1014, 1015, 1065, 1074, 1086, 1147, 1149, 1189, 1293, 1284, 1295, 1368, 1383, 1384, 1484, 1518, 1520

4.4 LOGIC DESIGN SYSTEMS

ALIS: 57

CASD: 473

CALD: 895

CASD: 319, 320

CRISMASS: 888, 1268

DDAP: 314, 315

DLAS: 27, 690, 691, 692

SPIMAL: 1479

OTHER: 69, 128, 467, 660, 678, 681, 818, 902, 909, 1037, 1271, 1494

4.5 DESIGN FOR FAULT TOLERANCE

SI, SJ, 101, 143, 643, 1108, 1133, 1134, 1329, 1564

4.6 DESIGN TO FACILITATE FAULT DIAGNOSIS

52, 86, 67, 250, 253, 254, 333, 543, 576, 717, 747, 819, 811, 855, 943, 956, 1017, 1076, 1077, 1078, 1130, 1173, 1175, 1177, 1178, 1190, 1224, 1225, 1226, 1227, 1272, 1273, 1333, 1492

4.7 MICROPROGRAM DESIGN

115, 117, 356, 381, 704, 976, 1081, 1219, 1550, 1494 MISC

NFISTER TRANSFER MODULES: 94, 95

DIGITAL DESIGN SYSTEM: 95

DIGITAL SYSTEM DESCRIPTION: 96, 1093

MACROMODULES: 331

INSTRUCTION SET DESIGN: 598, 599

LOGIC DESIGN VERIFICATION: 1158, 1228

5 SIMULATION OF DIGITAL SYSTEMS

5.0 GENERAL

34, 71, 102, 163, 158, 248, 298, 510, 625, 628, 741, 748, 749, 750, 751, 884, 985, 1202, 1319, 1368, 1431, 1441, 1490, 1618, 1533, 1550, 1565

5.1 SURVEYS, BOOKS, BIBLIOGRAPHIES

5.1.1 SURVEY: 1279

5.1.2 THESIS: 127, 130, 467, 641, 876, 886, 1019, 1149, 1458, 1442, 1425, 1484, 1522

5.1.3 BIBLIOGRAPHIES: 178, 190, 191

5.2 LOGIC SIMULATION

5.2.1 LOGIC SIMULATION TECHNIQUES: 26, 174, 182, 184, 257,

757, 864, 897, 1299, 1456, 1459, 1461, 1462, 1522, 562, 906, 1005, 1180, 1259

5.2.2 LOGIC DESIGN SYSTEMS

API: 79, 126

DDSIM: 40

FARFSIM: 798

HAL19C3: 528

LCCS: 573, 1562, 1563

LOGSIM: 960

MS2: 331

OLIS: 27, 690, 691, 692

SOFAS: 1087, 1088

OTHER: 69, 127, 467, 618, 713, 816, 968, 1019,

1149, 1351

5.3 FAULT SIMULATION: SFT 6.04

6 FAULT DIAGNOSIS

6.0 GENERAL

6.0.1 SURVEYS, BOOKS, BIBLIOGRAPHIES

6.1.1 SURVEY: 106, 107, 235, 968, 990

6.1.2 BOOKS: 249, 450, 1305

6.1.3 BIBLIOGRAPHIES: 178, 190, 191, 233, 745, 1266, 1329

6.1.4 THESIS: 41, 86, 100, 131, 145, 253, 263, 275,

288, 306, 341, 362, 363, 375, 429, 447, 511, 568,

576, 617, 627, 641, 643, 669, 683, 687, 771,

782, 806, 854, 976, 909, 1000, 1054, 1117, 1233,

1237, 1280, 1318, 1424, 1427

6.2 FAULT DIAGNOSIS (THEORETICAL)

6.2.1 GENERAL: 78, 84, 224, 269, 270, 406, 467, 489, 502, 512,

542, 627, 643, 734, 752, 755, 773, 956, 1043, 1072,

1162, 1164, 1170, 1189, 1190, 1345, 1346, 1451,

1473, 1515

6.2.2 COMBINATIONAL CIRCUITS: 29, 132, 133, 144, 363, 375,

416, 487, 511, 568, 569, 576, 660, 683, 684, 685,

716, 742, 746, 750, 760, 761, 762, 782, 784, 875,

807, 809, 812, 813, 893, 985, 1076, 1077, 1078, 1116,

1117, 1118, 1151, 1175, 1191, 1237, 1238, 1246, 1247,

1261, 1262, 1283, 1285, 1316, 1317, 1343, 1356,

1361, 1402, 1416, 1418, 1438, 1445, 1451, 1452, 1453, 1516,

1807, 1808, 1810, 1811, 1812, 1813, 1814, 1815, 1816,

1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825,

1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834,

1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843,

1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852,

1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861,

6.2.4 ASYNCHRONOUS CIRCUITS: 695, 696, 1150, 1152, 1153, 1155,

6.2.5 PARTITIONING FOR FAULT DIAGNOSIS: 293, 466, 737, 738,

6.2.6 MULTIPLE FAULTS: 132, 133, 189, 255, 375, 742, 803, 1141,

1281, 1282, 1283, 1284, 1350, 1436, 1451, 1453

6.2.7 FAULT EQUIVALENCE: 146, 244, 428, 511, 808, 1223, 1231,
 1284
6.2.8 INTERMITTENT FAULTS: 60, 188, 193, 745, 746
6.2.9 FAULT DIAGNOSIS NETICDS
D-ALGCGITHM: 142, 900, 1150, 1151, 1152, 1153, 1222,
 1231, 1280
BOOLEAN DIFFERENCE: 265, 266, 267, 634, 693, 694,
 695, 696, 716, 963, 964, 965, 966, 967, 968, 969,
 970, 971, 972, 1104, 1160, 1306, 1307, 1308, 1344,
 14C, 1435, 1439, 1541, 1542
PATH SENSITIZING: 36, 266, 322, 503, 689, 824, 825,
 1261, 1280, 1416
ALGEBRAIC METHOD: 197, 198, 279, 280, 281, 282, 283,
 284
GRAPH THEORY METHODS: 156, 230, 252, 253, 254, 680,
 711, 712, 743, 981, 982, 983, 1141, 1163, 1166,
 1167, 1169
STATE TABLE ANALYSIS: 131, 232, 549, 644, 772, 776,
 808, 811, 1115, 1120
FAULT MATRIX: 156, 203, 251, 583, 762, 774, 1131
6.2.10 FAULT DIAGNOSIS SYSTEM: 77, 135, 678, 947, 1385
6.2.11 FAULT DIAGNOSIS PROGRAM: 80, 144, 634, 721, 1312, 1313,
 1314
6.2.12 IN MEMORIES: 138, 543, 782, 783, 1371, 1412
6.2.13 IN ITERATIVE ARRAYS: 855, 1006, 1007
6.2.14 IN CELLULAR ARRAYS: 761, 790, 1316, 1317, 1318, 1400,
 1442, 1540
6.2.15 CIRCUIT LEVEL DIAGNOSIS: 939, 1369
6.2.16 DEFECTIVENESS OF WIRING FAULTS: 763
6.3 FAULT TEST GENERATION
6.3.1 GENERAL: 122, 136, 137, 139, 155, 243, 283, 306, 307,
 352, 353, 447, 464, 472, 658, 871, 1025, 1060, 1129,
 1139, 1142, 1154, 1174, 1230
6.3.2 CONVENTIONAL CIRCUITS: 36, 86, 87, 88, 89, 105, 134,
 264, 267, 284, 332, 341, 342, 377, 378, 379, 380, 514
 693, 711, 712, 803, 804, 1132, 1261, 1426, 1427, 1541
 1542, 1543
6.3.3 SEQUENTIAL CIRCUITS: 100, 170, 186, 187, 188, 232, 234,
 263, 341, 342, 384, 491, 492, 501, 683, 697, 698,
 705, 814, 1011, 1038, 1261, 1427, 1523
6.3.4 ASYNCHRONOUS CIRCUITS: 265, 689, 670, 671, 695, 696
6.3.5 TREE CIRCUITS: 341, 342
6.3.6 MULTIPLE FAULTS: 13, 332, 377, 378, 380, 513, 514, 1510
6.3.7 FAULT TEST EVALUATION: 245
6.3.8 FAULT TESTS FOR IC'S: 705, 738, 985, 1001, 1075, 1424,
 1523, 1544, 1545
6.3.9 FAULT TEST GENERATION PROGRAMS AND SYSTEMS
ALNA: 198

7.5 PARTITIONING FOR SAVING STATE 1454
7.6 PARTITIONING FOR FAULT DIAGNOSIS 1464
7.7 MOBILE ASSIGNMENT 441, 442, 556, 570, 847, 912, 1453
7.8 PIN ASSIGNMENT 741, 817, 856, 867, 868, 1452
7.9 GATE ASSIGNMENT 846, 1456
7.10 LOGIC MAPPING 1404, 1462, 1452, 1453
7.11 LOGIC JAPANESE SYSTEM:
 ALGEBRA 1253, 1257, 1258

B PLACEMENT

8.1 GENERALS 7, 176, 197, 371, 513, 528, 541, 554, 701, 710,
 735, 806, 1851

8.2 SUBJECTIVE HISTORICAL PERSPECTIVES
 OF VARIOUS COUNTRIES 302, 303, 304

8.3 ALGORITHMS

- 8.3.1 GENERAL: 7, 223, 278, 304, 321, 372, 400, 508, 531, 635, 677, 687, 791, 821, 842, 843, 845, 846, 848, 912, 914, 948, 1063, 1124, 1125, 1171, 1260, 1274, 1321, 1372, 1374, 1444, 1493, 1503, 1505, 1507
- 8.3.2 FORCE VECTOR PLACEMENT: 318, 382, 454, 455, 456, 457, 455, 562, 563, 564, 592

9 CUTTING OF INTERCONNECTIONS

- 9.1 GENERAL: 7, 16, 19, 35, 177, 519, 589, 596, 710, 1531, 1551
- 9.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
- SURVEYS: 18, 653, 1045
- THESES: 7, 1243, 1374
- 9.3 ALGORITHMS
- 9.3.1 GENERAL: 7, 220, 250, 288, 469, 520, 532, 540, 585, 590, 635, 640, 652, 662, 686, 975, 880, 1021, 1025, 1030, 1061, 1063, 1172, 1407, 1506, 1555
- 9.3.2 LEE'S ALGORITHM: 17, 877, 889, 942, 1240, 1241, 1242, 1243, 1244, 1539
- 9.3.3 CHANNEL ROUTING ALGORITHM: 622, 770, 867, 941
- 9.3.4 TOPOGRAPHIC ROUTING: 454, 455, 456, 457, 458
- 9.3.5 MAZE RUNNING: 465
- 9.4 INTERACTIVE ROUTING: 205, 615, 785, 823, 860, 881, 966, 967, 1018, 1096, 1100, 1103
- 9.9 MISCELLANEOUS: 6, 8, 124, 125

10 DESIGN OF PRINTED CIRCUITS

- 10.1 GENERAL: 28, 147, 209, 210, 221, 240, 348, 476, 486, 504, 505, 527, 534, 550, 623, 797, 1024, 1032, 1085, 1110, 1213, 1327, 1331, 1370, 1373, 1405, 1429, 1433
- 10.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
- BOOKS: 295, 391, 610, 611, 1275, 1488
- BIBLIOGRAPHIES: 1071, 1552
- THESES: 334, 977, 1212, 1374, 1471
- 10.3 PARTITIONING FCW PRINTED CIRCUITS: 258, 303, 325, 374, 537, 620, 677, 1181, 1241, 1245
- 10.4 PLACEMENT: 23, 24, 228, 229, 236, 303, 321, 470, 577, 677, 820, 1212, 1236, 1248, 1305, 1332
- 10.5 ROUTING OF CONNECTIONS: 23, 24, 124, 125, 202, 220, 228, 229, 226, 303, 321, 469, 577, 636, 977, 1162, 1103, 1212, 1236, 1239, 1248, 1267, 1305, 1330, 1352, 1512, 1513, 1514
- 10.6 PRINTED CIRCUIT TECHNOLOGY: 210, 299, 301, 419, 610, 611, 815, 866, 1094, 1199, 1200, 1275, 1401
- 10.7 TOPOLOGICAL LAYOUT METHODS: 7, 20, 23, 24, 47, 54, 76, 334, 351, 500, 625, 792, 793, 794, 795, 891,
- 1172, 1303, 1472, 1502, 1509, 1511, 1512
- 10.8 PRINTED CIRCUIT DESIGN VERIFICATION: 59, 82, 433, 434, 893, 1538

10.9 PRINTED CIRCUIT DESIGN SYSTEMS

- INTERACTIVE: 45, 120, 207, 443, 423, 880, 981, 906, 907, 924, 934, 1096, 1471
- ACFL: 451, 452, 453, 454, 455, 456, 457, 458, 1514
- ACCLAIM: 2, 3
- AUTOCARD: R70
- CAPAKS: 153
- CIBUL: 823
- DAPSYS: 739
- GAPE: 785
- LIDO: 1530
- PUZZLE: 615, 975, 1519, 1553, 1554, 1556
- SHARKCLAW: 1469
- SWAP: 1188
- UCARES: 727, 728, 729
- WICOP: 506
- WINNOW: 433, 434
- WRAP: 159, 303
- OTHER: 35, 228, 229, 231, 242, 296, 397, 419, 470, 477, 555, 567, 619, 687, 706, 841, 899, 1102, 1103, 1106, 1107, 1161, 1305, 1483, 1525, 1528
- 10.10 WIREABILITY PREDICTION: 460, 555, 656, 1121
- 10.11 WIRING DESIGN: 59, 445, 493, 506, 574, 692, 706, 707,
- 10.12 WIRING FAULTS: 763, 801, 802
- 10.13 CAN OF PC BOARDS: 666, 706, 878
- 10.99 MISC: 171, 373, 708
- 11 DESIGN OF INTEGRATED CIRCUITS
- 11.1 GENERAL: 5, 12, 344, 402, 403, 427, 461, 544, 575, 582, 756, 764, 759, 819, 829, 863, 984, 1016, 1024, 1047, 1059, 1073, 1082, 1109, 1148, 1256, 1292, 1302, 1347, 1356, 1357, 1440, 1452, 1467, 1470, 1489, 1504
- 11.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
- SURVEY: 85, 631, 932, 986
- BOOKS: 611, 647, 648
- THESES: 93, 215, 329, 334, 462, 522
- 11.3 PARTITIONING FCW IC'S: 92, 159, 160, 161, 162, 436, 437, 438, 581, 665, 897, 1044, 1354, 1434
- 11.4 PLACEMENT: 62, 118, 223, 318, 400, 417, 676, 1493
- 11.5 ROUTING OF CONNECTIONS: 19, 62, 118, 161, 205, 217, 218,
- 417, 566, 960, 1160
- 11.6 INTEGRATED CIRCUIT TECHNOLOGY: 172, 217, 218, 422, 539, 650, 661, 611, 719, 868, 869, 973, 978, 974, 1111, 1193, 1449
- 11.7 TOPOLOGICAL LAYOUT METHODS: 20, 91, 334, 451, 459, 412, 411, 412, 413, 414, 415, 715, 896, 891, 892, 1083, 1265, 1363, 1340, 1341, 1398, 1472, 1547, 1548

- 11.8 INTEGRATED CIRCUIT DESIGN VERIFICATION: 601, 1323,
1379, 1448, 1521
- 11.9 INTEGRATED CIRCUIT DESIGN SYSTEMS
CADIC: 545, 1354, 1360, 1J61, 1362
CADIS: 61, 955
CADLIC: 1549
CAMP: 630, 1536
CALYPSO: 62
CLIC: 1339
DESMAG: 1264
EUREKA: 463
FEDIS: 61
GLAD: 1070
GRAFOS: 1100
GRIPS: 33
NAME: 884
NASKGEN: 173
XMASK: 471
OTHER: 44, 123, 326, 327, 417, 440, 444, 462, 546,
731, 732, 869, 884, 930, 931, 1068, 1235, 1263, 1358,
1388, 1399, 1410, 1423, 1556, 1561
- 11.10 IC MASK GENERATION: 93, 173, 196, 294, 297, 300, 317,
364, 435, 479, 480, 481, 482, 499, 558, 559, 560,
561, 622, 647, 668, 700, 720, 730, 999, 1031, 1054,
1091, 1291, 1214, 1296, 1323, 1358, 1380, 1408, 1473,
1476, 1477
- 11.11 CAN OF IC'S: 654, 800
11.99 MISC
RELIABILITY ANALYSIS: 222
TRANSISTOR DESIGN: 329, 822
- 12 COMPUTER-AIDED CIRCUIT ANALYSIS
- 12.1 GENERAL
167, 168, 169, 219, 343, 357, 648
- 12.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
SURVEY: 832, 837, 908
BOOKS: 152, 216, 647, 648, 836, 1534
BIBLIOGRAPHY: 1002
THESIS: 37C
- 12.3 CACA PROGRAMS
AVAILABILITY: 391, 392, 603, 1146
AEDCAP: 1205, 1206
AEDEAI: 418, 759
CIRCAL: 356, 360, 361
ECAP: 702, 703
LISAS: 345
SCAPEMF: 152, 580
TESS: 581
- 12.4 CACA SYSTEMS
ELECSYS: 702, 703
GINA: 835, 839, 936
OTHER: 151, 163, 358
- 12.5 GRAPHICS FOR CACA: 116, 164, 655, 834, 838, 839, 938,
945, 1501
- 13 AUTOMATED DOCUMENTATION
- 13.1 GENERAL: 309, 310, 316, 743, 909, 1336
13.2 SURVEYS, BOOKS, BIBLIOGRAPHIES
13.3 GENERATION OF LOGIC DIAGRAMS
4, 128, 225, 337, 355, 626, 786, 1203, 1263, 1322,
1405, 1496
- 13.4 AUTOMATED DRAFTING
21, 56, 70, 83, 164, 200, 206, 225, 313, 949, 974,
1499
- 13.5 GENERATION OF FLOWCHARTS: 585, 1361
13.6 AUTOMATED DOCUMENTATION SYSTEMS
ADDS: 1381
ALERT: 438, 494, 495, 496, 497, 498
DIPS: 777, 1215
GASP: 389
MICUP: 506
WDAS: 1446
OTHER: 21, 56, 83, 347, 1084, 1268, 1456, 1457
- 14 COMPUTER-AIDED MANUFACTURING (CAM) OF DIGITAL SYSTEMS
- 14.1 GENERAL: 256, 324, 468, 851, 1C22, 1276, 1324, 1382
14.2 SURVEYS, BOOKS, ...
HOCKS: 241
- 14.3 CAM OF PRINTED CIRCUITS: 666, 706, 878, 1042, 1135
14.4 CAM OF INTEGRATED CIRCUITS: 654, 659
14.5 CAM INFORMATION SYSTEMS AND DATA BASES
FUND: 213
OTHER: 508, 645, 860, 1033, 1491, 1557

A U T H O R I N D E X

= = = = =

ANDERSON R.H. 32
 ANDERSON W.M. 1195
 ANNINI S. 33
 ARAMAKI I. 34, 35
 ARIMOTO K. 35
 ARMSTRONG D.H. 36, 37, 39, 39
 ARNDT K.L. 40
 ASHHEAD B.G. 11, 725
 AGOSTINO M.D. 435
 AGRAWAL P. 11
 AGRAWAL V.P. 11
 AHRENS W. 12
 AKERS S.B. 13, 14, 15, 16, 17, 18, 19, 20
 ALAIMO C. 21
 ALBERT D.J. 22
 ALIA G. 23, 24
 ALLEN F.D. 25
 ALLEN C.M. 26
 ALLEN D. 1128
 ALLEN E.L. 947
 ALONSO R.L. 27
 ALTMAN G.V. 28
 AMAR V. 29
 ANCEAU F. 30, 31, 613
 ANDERSON J.P. 555

BEEHILLER G.V. 631
 BEKE H. 93, 1473
 BELL C.G. 67, 84, 55, 96, 97, 98
 BELL R. 726
 BELLMORE M. 99
 BELT J.E. 100
 BENGTSSON A.H. 101
 BENING L.C. 102, 103, 104
 BENNETT R.G. 105, 106, 107, 108, 895
 BERETVAS T. 109, 110
 BERGE C. 111, 112, 113
 BERMAN G. 114
 BERNDT H. 115
 BERNSTEIN S. 116
 BERRIO A. 1477
 BERSCHACK T.P. 117
 BERTGINO R. 118
 BERTRAM K.R. 119
 AZENA P. 1190
 AVIZIENIS A. 51, 52, 53
 AZENA A.P. 1191
 AZENA P. 1191
 BADER W. 120, 121
 BAECCKER P.M. 54
 BAKER T. 55
 BAGLE T.H. 1328
 BAKER B. 56
 BAKER T. 1462, 1463
 BALDUCCI E.G. 57
 BALDWIN G.L. 58
 BALHARRIE D.W. 59
 BALL M. 60
 BANES A.V. 61, 266, 946

BANKS W.L. 62
 BARAY M.B. 63, 64, 65, 66, 1383
 BARBACCI M.K. 67, 68
 BAREIN J. 121C
 BARKER W.B. 69
 BABACCI A.P. 70
 BAYLOR 71
 BARNARD D.F. 72
 BARNEY G.C. 73
 BARRETT W.A. 783
 BARTON N. 74
 BARTREE T.C. 75
 BASDEN A. 76
 BASHKOV T.P. 77
 BASSETT J.C. 78
 BASTIN D.A. 79, 80, 117C
 BAUER H. 81
 BAUM J.D. 82
 BAYFIELD M.A. 83
 BEALL W.H. 84
 BEARDLEY C.W. 85
 BEARNON L.W. 86, 87, 88, 1306, 1397, 1398
 BEARDSTAN L.D. 89
 BECKFREYER R.L. 89
 BLISS F.W. 127, 128
 BLYTHIN J. 322

BEEHILLER G.V.

BEKE H. 93, 1473
 BELL C.G. 67, 84, 55, 96, 97, 98
 BELL R. 726
 BELLMORE M. 99
 BELT J.E. 100
 BENGTSSON A.H. 101
 BENING L.C. 102, 103, 104
 BENNETT R.G. 105, 106, 107, 108, 895
 BERETVAS T. 109, 110
 BERGE C. 111, 112, 113
 BERMAN G. 114
 BERNDT H. 115
 BERNSTEIN S. 116
 BERRIO A. 1477
 BERSCHACK T.P. 117
 BERTGINO R. 118
 BERTRAM K.R. 119
 BESANT C.H. 120, 121
 BETANCOURT R. 122
 BILCUS Q. 123
 BIRNS M.L. 658
 BITTNER B. 124, 125
 BLAUP G.A. 126
 BLISS F.W. 127, 128
 BLYTHIN J. 322

BOEHM B. ^w	BUSACKER R.G.
1199	212
BOGO G.	CHAN K.H.
129	242
BORCHARET K.M.	CHAN S.G.
118	1105
BORTLAI D.	CHAN S.R.
947	397
BORGSTABL K.W.	CHIANG H.Y.
130	217, 219
BOSSHU D.C.	CALVIN E.L.
131, 132,	214, 215
133, 134	CALAHAN D.A.
BOSBELL F.R.	186, 187, 188,
135	189, 190, 191,
BOTICOFF P.S.	192, 193, 194,
136, 137,	195, 255, 849,
BOUKNIGHT W.J.	1390
139	BRINSFIELD J.G.
BROUWER D.P.	196
139	BRISBANE A.D.
BROWN A.	719
140, 141	BROCK D.F.
BOUCHE W.J.	83
142, 143,	BROUWER D.P.
145,	574
BOURGEOIS F.	BROWN A.
146, 147,	198
BOUSQUET Y.	BROWN D.P.
147	1115
BOUYE R.T.	BROWN H.E.
144, 145,	BROWN J.A.
146	199, 303
BOWDEN F.G.	BROWN J.K.
147	200
BOWDCN E.A.	BROWN R.R.
148, 149,	201, 202
BOWERS J.C.	BRUCE R.A.
152	151
BOWICK J.W.	BRULE J.D.
153	203, 737
BOWMAN F.M.	BRUNO J.L.
154	204
BOXCF A.H.	BUCHSBAM L.
155, 156,	939
BRACCHI G.	BUCKLEY F.
159,	205
BRACKEIT J.W.	BUHAYAR E.S.
164	206
PRADSHAW F.J.	BURD W.C.
165, 166,	207
BRANNIN F.H.	BURNETT G.J.
167,	208
BRAY D.W.	BURNS J.G.
170,	308
BRENNAN P.A.	BURR R.P.
171	209, 210
BRENNEMAN A.	BURSTALL R.M.
172	211
	887
BOENENMAN A.E.	CESA L.J.
300	139
BRESS D.L.	BUTTON C.H.
173	213
BREUER M.A.	CAIN J.T.
174,	175, 176, 177,
BROTHMAN D.	183, 184, 185,
947	186, 187, 188,
BORGSTABL K.W.	189, 190, 191,
130	192, 193, 194,
BOSSHU D.C.	195, 255, 849,
131, 132,	1390
133, 134	BRINSFIELD J.G.
BOSBELL F.R.	196
135	BRISBANE A.D.
BOTICOFF P.S.	719
136, 137,	BROCK D.F.
BOUKNIGHT W.J.	83
139	BROUWER D.P.
BROWN A.	574
140, 141	BROWN A.
BOUCHE W.J.	198
142, 143,	BROWN D.P.
145,	1115
BOURGEOIS F.	BROWN H.E.
146, 147,	BROWN J.A.
BOUSQUET Y.	199, 303
BOUYE R.T.	BROWN J.K.
144, 145,	200
BOWDEN F.G.	BROWN R.R.
147	201, 202
BOWDCN E.A.	BRUCE R.A.
148, 149,	151
BOWERS J.C.	BRULE J.D.
152	203, 737
BOWICK J.W.	BRUNO J.L.
153	204
BOWMAN F.M.	BUCHSBAM L.
154	939
BOXCF A.H.	BUCKLEY F.
155, 156,	205
BRACCHI G.	BURNS J.G.
159,	208
BRACKEIT J.W.	BURR R.P.
164	206
PRADSHAW F.J.	CASADEVILLE L.C.
165, 166,	207
BRANNIN F.H.	BURNETT G.J.
167,	208
BRAY D.W.	BURNS J.G.
170,	308
BRENNAN P.A.	BURR R.P.
171	209, 210
BRENNEMAN A.	BURSTALL R.M.
172	211
	887
BRENNEMAN A.E.	CESA L.J.
300	139
BRESS D.L.	BUTTON C.H.
173	213
BREUER M.A.	CAIN J.T.
174,	175, 176, 177,
BROTHMAN D.	183, 184, 185,
947	186, 187, 188,
BORGSTABL K.W.	189, 190, 191,
130	192, 193, 194,
BOSSHU D.C.	195, 255, 849,
131, 132,	1390
133, 134	BRINSFIELD J.G.
BOSBELL F.R.	196
135	BRISBANE A.D.
BOTICOFF P.S.	719
136, 137,	BROCK D.F.
BOUKNIGHT W.J.	83
139	BROUWER D.P.
BROWN A.	574
140, 141	BROWN A.
BOUCHE W.J.	198
142, 143,	BROWN D.P.
145,	1115
BOURGEOIS F.	BROWN H.E.
146, 147,	BROWN J.A.
BOUSQUET Y.	199, 303
BOUYE R.T.	BROWN J.K.
144, 145,	200
BOWDEN F.G.	BROWN R.R.
147	201, 202
BOWDCN E.A.	BRUCE R.A.
148, 149,	151
BOWERS J.C.	BRULE J.D.
152	203, 737
BOWICK J.W.	BRUNO J.L.
153	204
BOWMAN F.M.	BUCHSBAM L.
154	939
BOXCF A.H.	BUCKLEY F.
155, 156,	205
BRACCHI G.	BURNS J.G.
159,	208
BRACKEIT J.W.	BURR R.P.
164	206
PRADSHAW F.J.	CASADEVILLE L.C.
165, 166,	207
BRANNIN F.H.	BURNETT G.J.
167,	208
BRAY D.W.	BURNS J.G.
170,	308
BRENNAN P.A.	BURR R.P.
171	209, 210
BRENNEMAN A.	BURSTALL R.M.
172	211
	887
BRENNEMAN A.E.	CESA L.J.
300	139
BRESS D.L.	BUTTON C.H.
173	213
BREUER M.A.	CAIN J.T.
174,	175, 176, 177,
BROTHMAN D.	183, 184, 185,
947	186, 187, 188,
BORGSTABL K.W.	189, 190, 191,
130	192, 193, 194,
BOSSHU D.C.	195, 255, 849,
131, 132,	1390
133, 134	BRINSFIELD J.G.
BOSBELL F.R.	196
135	BRISBANE A.D.
BOTICOFF P.S.	719
136, 137,	BROCK D.F.
BOUKNIGHT W.J.	83
139	BROUWER D.P.
BROWN A.	574
140, 141	BROWN A.
BOUCHE W.J.	198
142, 143,	BROWN D.P.
145,	1115
BOURGEOIS F.	BROWN H.E.
146, 147,	BROWN J.A.
BOUSQUET Y.	199, 303
BOUYE R.T.	BROWN J.K.
144, 145,	200
BOWDEN F.G.	BROWN R.R.
147	201, 202
BOWDCN E.A.	BRUCE R.A.
148, 149,	151
BOWERS J.C.	BRULE J.D.
152	203, 737
BOWICK J.W.	BRUNO J.L.
153	204
BOWMAN F.M.	BUCHSBAM L.
154	939
BOXCF A.H.	BUCKLEY F.
155, 156,	205
BRACCHI G.	BURNS J.G.
159,	208
BRACKEIT J.W.	BURR R.P.
164	206
PRADSHAW F.J.	CASADEVILLE L.C.
165, 166,	207
BRANNIN F.H.	BURNETT G.J.
167,	208
BRAY D.W.	BURNS J.G.
170,	308
BRENNAN P.A.	BURR R.P.
171	209, 210
BRENNEMAN A.	BURSTALL R.M.
172	211
	887
BRENNEMAN A.E.	CESA L.J.
300	139
BRESS D.L.	BUTTON C.H.
173	213
BREUER M.A.	CAIN J.T.
174,	175, 176, 177,
BROTHMAN D.	183, 184, 185,
947	186, 187, 188,
BORGSTABL K.W.	189, 190, 191,
130	192, 193, 194,
BOSSHU D.C.	195, 255, 849,
131, 132,	1390
133, 134	BRINSFIELD J.G.
BOSBELL F.R.	196
135	BRISBANE A.D.
BOTICOFF P.S.	719
136, 137,	BROCK D.F.
BOUKNIGHT W.J.	83
139	BROUWER D.P.
BROWN A.	574
140, 141	BROWN A.
BOUCHE W.J.	198
142, 143,	BROWN D.P.
145,	1115
BOURGEOIS F.	BROWN H.E.
146, 147,	BROWN J.A.
BOUSQUET Y.	199, 303
BOUYE R.T.	BROWN J.K.
144, 145,	200
BOWDEN F.G.	BROWN R.R.
147	201, 202
BOWDCN E.A.	BRUCE R.A.
148, 149,	151
BOWERS J.C.	BRULE J.D.
152	203, 737
BOWICK J.W.	BRUNO J.L.
153	204
BOWMAN F.M.	BUCHSBAM L.
154	939
BOXCF A.H.	BUCKLEY F.
155, 156,	205
BRACCHI G.	BURNS J.G.
159,	208
BRACKEIT J.W.	BURR R.P.
164	206
PRADSHAW F.J.	CASADEVILLE L.C.
165, 166,	207
BRANNIN F.H.	BURNETT G.J.
167,	208
BRAY D.W.	BURNS J.G.
170,	308
BRENNAN P.A.	BURR R.P.
171	209, 210
BRENNEMAN A.	BURSTALL R.M.
172	211
	887
BRENNEMAN A.E.	CESA L.J.
300	139
BRESS D.L.	BUTTON C.H.
173	213
BREUER M.A.	CAIN J.T.
174,	175, 176, 177,
BROTHMAN D.	183, 184, 185,
947	186, 187, 188,
BORGSTABL K.W.	189, 190, 191,
130	192, 193, 194,
BOSSHU D.C.	195, 255, 849,
131, 132,	1390
133, 134	BRINSFIELD J.G.
BOSBELL F.R.	196
135	BRISBANE A.D.
BOTICOFF P.S.	719
136, 137,	BROCK D.F.
BOUKNIGHT W.J.	83
139	BROUWER D.P.
BROWN A.	574
140, 141	BROWN A.
BOUCHE W.J.	198
142, 143,	BROWN D.P.
145,	1115
BOURGEOIS F.	BROWN H.E.
146, 147,	BROWN J.A.
BOUSQUET Y.	199, 303
BOUYE R.T.	BROWN J.K.
144, 145,	200
BOWDEN F.G.	BROWN R.R.
147	201, 202
BOWDCN E.A.	BRUCE R.A.
148, 149,	151
BOWERS J.C.	BRULE J.D.
152	203, 737
BOWICK J.W.	BRUNO J.L.
153	204
BOWMAN F.M.	BUCHSBAM L.
154	939
BOXCF A.H.	BUCKLEY F.
155, 156,	205
BRACCHI G.	BURNS J.G.
159,	208
BRACKEIT J.W.	BURR R.P.
164	206
PRADSHAW F.J.	CASADEVILLE L.C.
165, 166,	207
BRANNIN F.H.	BURNETT G.J.
167,	208
BRAY D.W.	BURNS J.G.
170,	308
BRENNAN P.A.	BURR R.P.
171	209, 210
BRENNEMAN A.	BURSTALL R.M.
172	211
	887
BRENNEMAN A.E.	CESA L.J.
300	139
BRESS D.L.	BUTTON C.H.
173	213
BREUER M.A.	CAIN J.T.
174,	175, 176, 177,
BROTHMAN D.	183, 184, 185,
947	186, 187, 188,
BORGSTABL K.W.	189, 190, 191,
130	192, 193, 194,
BOSSHU D.C.	195, 255, 849,
131, 132,	1390
133, 134	BRINSFIELD J.G.
BOSBELL F.R.	196
135	BRISBANE A.D.
BOTICOFF P.S.	719
136, 137,	BROCK D.F.
BOUKNIGHT W.J.	83
139	BROUWER D.P.
BROWN A.	574
140, 141	BROWN A.
BOUCHE W.J.	198
142, 143,	BROWN D.P.
145,	1115
BOURGEOIS F.	BROWN H.E.
146, 147,	BROWN J.A.
BOUSQUET Y.	199, 303
BOUYE R.T.	BROWN J.K.
144, 145,	200
BOWDEN F.G.	BROWN R.R.
147	201, 202
BOWDCN E.A.	BRUCE R.A.
148, 149,	151
BOWERS J.C.	BRULE J.D.
152	203, 737
BOWICK J.W.	BRUNO J.L.
153	204
BOWMAN F.M.	BUCHSBAM L.
154	939
BOXCF A.H.	BUCKLEY F.
155, 156,	205
BRACCHI G.	BURNS J.G.
159,	208
BRACKEIT J.W.	BURR R.P.
164	206
PRADSHAW F.J.	CASADEVILLE L.C.
165, 166,	207
BRANNIN F.H.	BURNETT G.J.
167,	208
BRAY D.W.	BURNS J.G.
170,	308
BRENNAN P.A.	BURR R.P.
171	209, 210
BRENNEMAN A.	BURSTALL R.M.
172	211
	887
BRENNEMAN A.E.	CESA L.J.
300	139
BRESS D.L.	BUTTON C.H.
173	213
BREUER M.A.	CAIN J.T.
174,	175, 176, 177,
BROTHMAN D.	183, 184, 185,
947	186, 187, 188,
BORGSTABL K.W.	189, 190, 191,
130	192, 193, 194,
BOSSHU D.C.	195, 255, 849,
131, 132,	1390
133, 134	BRINSFIELD J.G.
BOSBELL F.R.	196
135	BRISBANE A.D.
BOTICOFF P.S.	719
136, 137,	BROCK D.F.
BOUKNIGHT W.J.	83
139	BROUWER D.P.
BROWN A.	574
140, 141	BROWN A.
BOUCHE W.J.	198
142, 143,	BROWN D.P.
145,	1115
BOURGEOIS F.	BROWN H.E.
146, 147,	BROWN J.A.
BOUSQUET Y.	199, 303
BOUYE R.T.	BROWN J.K.
144, 145,	200
BOWDEN F.G.	BROWN R.R.
147	201, 202
BOWDCN E.A.	BRUCE R.A.
148, 149,	151
BOWERS J.C.	BRULE J.D.
152	203, 737
BOWICK J.W.	BRUNO J.L.
153	204
BOWMAN F.M.	BUCHSBAM L.
154	939
BOXCF A.H.	BUCKLEY F.
155, 156,	205
BRACCHI G.	BURNS J.G.
159,	208
BRACKEIT J.W.	BURR R.P.
164	206
PRADSHAW F.J.	CASADEVILLE L.C.
165, 166,	207
BRANNIN F.H.	BURNETT G.J.
167,	208
BRAY D.W.	BURNS J.G.
170,	308
BRENNAN P.A.	BURR R.P.
171	209, 210
BRENNEMAN A.	BURSTALL R.M.
172	211
	887
BRENNEMAN A.E.	CESA L.J.
300	139
BRESS D.L.	BUTTON C.H.
173	213
BREUER M.A.	CAIN J.T.
174,	175, 176, 177,
BROTHMAN D.	183, 184, 185,
947	186, 187, 188,
BORGSTABL K.W.	189, 190, 191,
130	192, 193, 194,
BOSSHU D.C.	195, 255, 849,
131, 132,	1390
133, 134	BRINSFIELD J.G.
BOSBELL F.R.	196
135	BRISBANE A.D.
BOTICOFF P.S.	719
136, 137,	BROCK D.F.
BOUKNIGHT W.J.	83
139	BROUWER D.P.
BROWN A.	574
140, 141	BROWN A.
BOUCHE W.J.	198
142, 143,	BROWN D.P.
145,	1115
BOURGEOIS F.	BROWN H.E.
146, 147,	BROWN J.A.
BOUSQUET Y.	199, 303
BOUYE R.T.	BROWN J.K.
144, 145,	200
BOWDEN F.G.	BROWN R.R.
147	201, 20

DUNN W.R. 262
 DUNN 397
 DUNNE G.V. 395
 DUNNE W.L. 399
 DZUBOW S.R. 400
 EAGLE T.C. 401
 EAGLES A.J. 121
 EBERTIN M.A. 402, 403
 ECABEK G. A.t. 1551, 1552
 EDENHOFER J.B. 219
 EDWARDS C.R. 404
 EICHELBORG E.H. 405
 ELDRED R.D. 406
 ELLENSTEDT M.J. 775
 ELLIOTT R.A. 248
 ELMGRE J.M. 407
 EMICH H.H. 408
 ENGL W.L. 409, 410, 411, 412, 413, 414,
 415
 ENGLERTSON P. 1C7C
 ENSLOW P.H. 1266
 EPLEY D.L. 416
 ESHED R. 554
 ESKEL M.F. 417
 ESTES B. 648
 ESTIN G. 952, 953, 954, 1127, 1128
 ETHERTON M. 262
 EVANS D.S. 418
 EVANS G.C. 419
 EVEN S. 687
 EWING A.C. 420
 EWING D.A. 421
 FAIMAN 338
 FALKOFF A.D. 423, 424, 425
 FANTINO 428, 429, 430, 431
 FARBEY B.A. 426
 FARLOW C.W. 427
 FARMER D.E. 433
 FELLER A. 435
 FAY I. 432
 FAYNE L.A. 433, 434
 FELLER A. 435
 FEITS W. 826
 FENBERG I. 123
 FERRARI D. 436, 437, 438, 439, 440, 441,
 442
 FENNER W.C. 442
 FIELD J.W. 444
 FIELDING G.F. 445
 FIGUEROA N.A. 446
 FIKE J.L. 447, 1418
 FISHER G.J. 448, 449, 450
 FISK C.J. 451, 452, 453, 454, 455, 456,
 457, 458
 FITCH A.E. 459, 460
 FLETCHER A.J. 461, 462, 463
 FLYNN N.J. 464
 FOHL M.E. 466
 FOIK F.F. 467
 FORDIANI W.O. 468
 FOSTER J.C. 469
 FOURNET H. 470
 FOWLER B.R. 471
 FOWLER F.H. 472
 FRANKE F. 473
 FRANKE E.A. 474, 475
 FRAYNE C.R. 476
 FREEMAN D.N. 1315
 FREEMAN M.F. 477, 478
 FREITAG H. 479, 480, 481, 482
 FRENCH L.J. 483, 484, 485
 FRESCHE W.C. 486
 FRIDSRUD M. 487
 FRIDSAL D. 395
 FRIDSAL R. 295, 395
 FRIEDBERG R.M. 396
 FRIEDMAN A.D. 397, 489, 490, 491, 492, 1006,
 1007
 FRIEDMAN J. 493
 FRIEDMAN T.D. 488, 494, 495, 496, 497, 498
 FRIES J. 77
 FRISIANI A.L. 223
 FRODEKSTROM S. 1432
 FROSINI G. 23, 24
 FROSSER T.F. 419
 FU Y. 500
 FUJITA N. 829
 FUKUI T. 501
 FURIA N. 502
 GALEY J.M. 503
 GAILY P. 504
 GAMBLIN W.L. 505
 GARCIA L. 506
 GARFINKEL R.S. 507
 GARTON P.C. 510
 GARNER S.J. 508
 GARSIDE E.G. 509
 GENTIN M.L. 511, 512, 513, 514
 GAULT J.W. 515
 GEORGE I.R.L. 516
 GERACI G.R. 517, 518
 GESINK D.L. 519
 GESTRI G. 518
 GEYER J.M. 16, 520
 GHENDRIK P. 524
 GHOUILA-BOURI A. 113

GIANNUZZI R.J. 443, 521, 522, 523
GIBBS N. 524
GIESF A. 525, 526
GIESLER H. 527
GILBERT E.N. 528
GILBERTI E.W. 529
GILLETT C. 739
GILL S. 530
GILMCRE P.C. 531, 532, 533
GINBERG G.L. 477, 534, 535
GIRARD F.M. 79, 80, 1170
GAULIETTI L. 33
GIVNE D.D. 26
GLASER F.I. 540
GLASS R.A. 539
GLENN K.R. 540
GODOT H.C. 541
GOETZ F.M. 542, 543
GOLDBERG M.J. 544, 545, 1359, 1360, 1361
GOLDBOGEN G. 1416
GOLDMAN M.A. 546
GOLDSIEIN A.J. 547
GOLONB S.B. 548, 1509
GONENC G. 549
GOODYKUNTZ J. 550
GORDON W.L. 551
GORINSHTEYN L.L. 552
GORMAN D.F. 553, 554, 555, 849
GOSTELON H.P. 556
GOULD R. 557
GOUTTE G. 558, 559
GRACE F.E. 560, 561
GRACER F. 562, 563, 564
GRAFF H.M. 786
GRASON J. 84, 95
GRASSELLI A. 565
GRAVES G.W. 566
GRAVITZ M. 567
GRAY F.G. 568, 569, 570
GRAY J.C. 571
GREEN D. 394
GREEN R.E. 1080, 1090
GREENBERG H. 572
GREGG R.S. 1122
GRIBBLE M.W. 419
GRIFFIN J.F. 573
GRIFFITHS C. 394
GRIM R.K. 574
GRISWOLD V.M. 575
GRITZ S.R. 576, 843, 1273
GROSCASSAND C. 470
GROSSKAMP H.J. 213
GROTTI G.A. 81
GROTZ K. 577
GUENTHER P.G. 407
GUILLAUME G. 504
GUMMEL H.K. 1100
GUPTA S.C. 578
GURSKI C.S. 443, 521, 522, 523, 579
GUSCOTT A.R. 326, 328
GUYOT A. 143
HAAS B.A. 580
HABAYEH A.R. 581, 582
HADLOCK F.O. 20, 583
HAINS M.S. 573
HAKIMI S.L. 584
HALLMAN C.A. 585
HAMBURY J.N. 73, 586
HAMILTON A.W. 587
HAMLYN A. 120
HAMMER M. 164
HANEY F.M. 164
HANNAH M. 562, 563, 564, 568, 569, 590,
 591, 592, 593, 594, 595, 596,
 597
HANLEY F.H. 598, 599
HANNE J.K. 600, 601
HARDWICKE 610, 611
HARFELL L.A. 612, 613, 614
HARRIS T. 1201
HARRISON H.A. 616
HARTMAN U.W. 617
HARTSON H.K. 618
HARVEY J.G. 619
HASHIMOTO C.A. 620, 621, 622
HASPEL C.H. 623
HASSLER F.P. 624
HAUER J.F. 625
HAYASHI T. 626
HAYLS J.P. 627
HAYS C.G. 628
HAZELHURST J.H. 629
HAZLETT L.H. 630, 631, 632
HEAP H.K. 633
HEATN A.L. 634
HEATH C.H. 635, 636, 637
HEIDER C.H. 638
HEISS S. 639, 640
HENNING C.W. 641, 642, 1317, 1415

KAPOSI J. F. 752
 KJELKERUD E. 780
 KLAMERUS L. J. 781
 KARIEL S. 586
 KARP K. M. 753, 754
 KARSON A. 77
 KASAHARA Y. 742
 KASKEY Y. 755
 KATC M. 230
 KATZ D. 756
 KATZ J. M. 757
 KATZENELSON J. 418, 758
 KATZKE S. 1211
 KAUTZ W. H. 759, 760, 761, 762, 763
 KAWABATA I. 35
 KAWASAKI J. 764
 KEINER B. L. 765, 766
 KELLERMAN E. 579
 KENNEDY J. L. 213, 767
 KEOGH R. J. 210
 KENNIGHAN H. W. 768, 769, 770, 1303
 KIME C. R. 777
 KINNAMAN C. J. 4
 KINOSHITA K. 776, 1039, 1040
 KIRBY D. B. 778
 KIRKPATRICK L. I. 777
 KISCH R. N. 316
 KITAMURA I. 779
 KJELKERUD E. 780
 KLAMERUS L. J. 781
 KLAYTON A. R. 782, 783, 784
 KLEMETSNC R. R. 785
 KLETSKY F. J. 203, 737
 KLOCNOK M. 786
 KNOWLES A. J. 10
 KNUDSEN M. J. 96, 787, 788, 789
 KODANDAPANI K. E. 750
 KODHEES U. R. 791, 792, 793, 794, 795, 796, 797
 KOFOLD J. S. 798, 799, 800
 KOGA Y. 230, 801, 802, 803, 804
 KOHAVI I. 805, 806, 807, 808, 809
 KOHAVI Z. 808, 809, 810, 811, 812, 813
 KOJIMA K. 814
 KOLIAS J. T. 815
 KOLLER K. 1091
 KOLMAN B. 1373
 KOO C. C. 816
 KOREN N. L. 817
 KOTHARI P. N. 267
 KREINICK S. J. 822
 KRIEWALL T. J. 823
 KRAYTON A. R. 824, 825
 KROLAK P. 826
 KRONSTADT F. 1278, 1474
 KROSNER S. P. 827, 828, 1271
 KUBO M. 829
 KUHN H. W. 830, 831
 KUNTZMANN J. 832
 KUNZ J. 954
 KURODA A. 841, 1066
 KURTZBERG J. M. 343, 833, 834, 835, 836, 837,
 838, 839, 936, 937, 938
 KURATOWSKI G. 840
 KURODA F. 562, 563, 564, 585, 591, 592,
 593, 594, 592, 843, 844, 845,
 846, 847, 848, 849
 KUSUNOKI K. 850
 KWOK H. L. 916
 LABAHIN P. R. 851
 LACOUR J. 832
 LACROUSE T. R. 346
 LALIBETTE A. R. 723
 LALLIER R. W. 701
 LAMB V. R. 1198
 LAMBERT A. G. 852
 LAND A. H. 426, 853
 LANDGRAFF R. W. 884
 LEINER A. L. 845
 LEIFF S. M. 879
 LEEVER L. F. A. 880, 881, 882
 LEFKOVITZ D. 883
 LEHMAN M. 884
 LEINER A. L. 885

LEIKOS A.A. 886, 1416, 1419
 LIPPMAN H.E. 797
 LIU C.H. 110, 488
 LIU T.K. 910
 LIU TSO-KAI 911
 LIVITSANC S. 913
 LERDA F. 382
 LEVITT A.N. 874
 LEVI G. 890, 851, 892
 LEVIN H. 382
 LEVITT A.N. 914
 LEVY H.M. 893
 LEVALLIN D.R. 824
 LEWIN D.W. 106, 107, 109, 895, 896
 LEWIS D.W. 897
 LEWIS E. 895, 899
 LEWIS R.S. 900, 901
 LEYKING L.W. 913
 LIBERMAN A.H. 902
 LIDDLE P. 30, 613, 903
 LIDELL P. 31
 LIN P.M. 804
 LIN S. 769, 905
 LINDBLOCK E. 859
 LINDERS J.C. 906, 907
 LINDGREN A.G. 908
 LINHAROI R.J. 92
 LINNEMANN F.G. 909
 LIPPMAN H.E. 1185
 LIU C.H. 1368
 MAENPAA J.H. 23, 24
 MAESTRINI P. 343, 835
 MAGNUSON W.G. 836, 837, 838, 839,
 MAMANIS A. 934, 835, 936, 937, 938
 MAH L. 939, 940, 941
 MAJORANI E. 889, 942
 MAKI G.K. 943, 944, 1273, 1349, 1350,
 MALAKOFF J.L. 1447
 LOGHER K.D. 915
 LODATO V.A. 913
 LOGETTE J.C. 917
 LOOMIS H.U. 918, 1337
 LORDE D.D. 1155
 LOVITI G.J. 147
 LOWENSCHUSS O. 325
 LUCAS P. 919
 LUCCIO F. 890, 891, 892, 920, 921, 922,
 LUDDELL P. 923, 924, 925, 926
 LUKES J.A. 927
 LUKOFF H. 755
 LUM J.K. 928
 LUSINCHI J.P. 1263, 1477
 LUSTMAN F. 928, 1010
 LUX A. 129
 LYNN D.K. 632, 930, 931, 932
 LYONS D. 933
 MABLE G. 826
 MARGOL L. 865
 MARIN M.A. 861, 862
 MARINUS P.N. 963, 964, 965, 966, 967, 968
 MARKCUTT H.J. 971, 972
 MARKS H. 665
 MARSHALL S.L. 973
 MARTIN C.D. 974
 MARTIN J.C. 364
 MARTIN L.C. 975
 MARTIN R.G. 976
 MARTINEA A. 977
 MATCOVICH T.J. 978
 MATHIS S.J. 979
 MATTISON R.L. 980
 MAURER C.M. 535
 MAXWELL W.I. 268
 MAY J.W.K. 741
 MAYEDA W. 931, 932, 983, 1166, 1167
 MAYES T.L. 602
 MAYS C.H. 736, 759, 984, 985, 986
 MAZZOLA F.C. 2
 MCBRAIDE T.K. 1369
 MCBUNEY D.R. 656
 MCCALLA L.F. 539
 MARCH C.D. 107C
 MCCLUKE R.Y. 987, 988
 MCCULLAGH F.J. 146, 283, 284, 988, 989, 1115,
 MANN D.M. 1197
 MANN W.S. 1362
 MANNING E.G. 249, 290, 291, 956, 957, 958
 MANO M.N. 864
 MAPLE T.G. 539
 MARCH C.D. 559
 MARCH R.E. 966

MEROLFR H.W.	NAJJAR H.F.
1120	409, 410, 411, 412, 413, 414,
MCCOBBICK B.H.	415
629	MURLEY R.L.
MCCRUDY B.D.	1198
891, 892	MOLENDA P.J.
MCFALLIN F.E.	1434
754	MONDSCHEIN L.F.
MCGINNIS D.J.	1011, 1012
983	METZE G.
MCGUEFIN R.W.	249, 340, 1013, 1014, 1015,
J18	1075, 1078, 1141, 1281, 1282,
MCGUIRE R.	1283, 1284, 1285
74	MEYER C.S.
MCINTOSH I.M.	1016
94	MEYER J.F.
MCKINLAY J.I.	561, 570, 1017
915	MEZZALIRA L.
MCKINNEY J.G.	439, 440
986	MICHAEL G.A.
MCLINTICK P.M.	119
120	MICHIE D.
MCMAHON M.I.	1018
897, 1530	MICKELSON C.I.
MCMAME L.P.	1016
214, 215, 998	MICCALE M.H.
MCGUARKE K.P.	214, 215
736	MIESSIER M.H.
MCVEY F.S.	1020
154	MIKANI K.
MEADOWS D.M.	1021
999	MILES R.L.
MEGA S.	219
94	MILICI A.
MENIA M.A.	1268
1000, 1001	MILLER D.M.
MEI P.	1022
524	MILLETT N.R.
MEISSNER C.P.	823
1002	MINICH C.E.
MELZAK Z.A.	809
1003	MINTURN G.A.
MENARD	785
338	MIRAT G.
MENDELSCHN N.S.	832
390	MITCHELL D.H.
MENNIGNE A.	1023
1004	MITTLEMAN J.
MENON P.K.	1024
38, 49C, 491, 492, 1005, 1006,	MIYOSHI A.
1007	1025
MERGES M.J.	1043
708	NAGATA M.
816	819, 829
MEROLFR H.W.	NAJJAR H.F.
475	1044
MERMET J.	NAKAGAWA T.
31, 129, 613, 1008, 1009, 1010	1547
MESSINGER H.P.	NAKAHARA H.
382, 1001	1045
MESZTENYI C.K.	NAKANISHI J.
1011, 1012	501
METZE G.	NAKAYANA N.
249, 340, 1013, 1014, 1015,	1549
1075, 1078, 1141, 1281, 1282,	NAM C.W.
1283, 1284, 1285	1392
MEYER C.S.	NAKSHING D.
1016	1046
MEYER J.F.	NAKUD J.A.
561, 570, 1017	G.I., 1047
MEZZALIRA L.	NAVICK F.
439, 440	318
MICHAEL G.A.	NECULA N.N.
119	1048
MICHIE D.	NEHNHAUSER G.L.
1018	90, 507
MICKELSON C.I.	NEMOTO S.
1016	1368
MICCALE M.H.	NETTEYI L.
214, 215	884
MIESSIER M.H.	NEWELL A.
1020	1034
MIKANI K.	MORREALE E.
1021	1032
MILES R.L.	MOOTZ H.L.
219	1033
MILICI A.	MORENO V.
1268	1034
MILLER D.M.	MOTOKA T.
1022	1065
MURAKAMI S.	MOTOKA T.
785	1037
MURRAY H.S.	MULLER H.S.
823	1036
MUNKRES J.	MURRAY H.S.
426	1038
MURRAY H.S.	MURAKAMI S.
809	1039, 1040
MINTURN G.A.	MURCHLAND J.D.
1041	1042
MURPHY M.R.	MURGOA S.
213	1043
MURRAY H.S.	MUTEL J.
832	558, 559
MUTEL J.	MURRAY H.S.
1042	1044
MUTEL J.	MURRAY H.S.
558, 559	1045
MURRAY H.S.	MURRAY H.S.
1044	1046
MURRAY H.S.	MURRAY H.S.
1045	1047
MURRAY H.S.	MURRAY H.S.
1046	1048
MURRAY H.S.	MURRAY H.S.
1047	1049
MURRAY H.S.	MURRAY H.S.
1048	1049
MURRAY H.S.	MURRAY H.S.
1049	1050
MURRAY H.S.	MURRAY H.S.
1050	1051
MURRAY H.S.	MURRAY H.S.
1051	1052
MURRAY H.S.	MURRAY H.S.
1052	1053
MURRAY H.S.	MURRAY H.S.
1053	1054
MURRAY H.S.	MURRAY H.S.
1054	1055
MURRAY H.S.	MURRAY H.S.
1055	1056
MURRAY H.S.	MURRAY H.S.
1056	1057
MURRAY H.S.	MURRAY H.S.
1057	1058
MURRAY H.S.	MURRAY H.S.
1058	1059
MURRAY H.S.	MURRAY H.S.
1059	1060
MURRAY H.S.	MURRAY H.S.
1060	1061
MURRAY H.S.	MURRAY H.S.
1061	1062
MURRAY H.S.	MURRAY H.S.
1062	1063
MURRAY H.S.	MURRAY H.S.
1063	1064
MURRAY H.S.	MURRAY H.S.
1064	1065
MURRAY H.S.	MURRAY H.S.
1065	1066
MURRAY H.S.	MURRAY H.S.
1066	1067
MURRAY H.S.	MURRAY H.S.
1067	1068
MURRAY H.S.	MURRAY H.S.
1068	1069
MURRAY H.S.	MURRAY H.S.
1069	1070
MURRAY H.S.	MURRAY H.S.
1070	1071
MURRAY H.S.	MURRAY H.S.
1071	1072
MURRAY H.S.	MURRAY H.S.
1072	1073
MURRAY H.S.	MURRAY H.S.
1073	1074
MURRAY H.S.	MURRAY H.S.
1074	1075
MURRAY H.S.	MURRAY H.S.
1075	1076
MURRAY H.S.	MURRAY H.S.
1076	1077
MURRAY H.S.	MURRAY H.S.
1077	1078
MURRAY H.S.	MURRAY H.S.
1078	1079
MURRAY H.S.	MURRAY H.S.
1079	1080
MURRAY H.S.	MURRAY H.S.
1080	1081
MURRAY H.S.	MURRAY H.S.
1081	1082
MURRAY H.S.	MURRAY H.S.
1082	1083
MURRAY H.S.	MURRAY H.S.
1083	1084
MURRAY H.S.	MURRAY H.S.
1084	1085
MURRAY H.S.	MURRAY H.S.
1085	1086
MURRAY H.S.	MURRAY H.S.
1086	1087
MURRAY H.S.	MURRAY H.S.
1087	1088
MURRAY H.S.	MURRAY H.S.
1088	1089
MURRAY H.S.	MURRAY H.S.
1089	1090
MURRAY H.S.	MURRAY H.S.
1090	1091
MURRAY H.S.	MURRAY H.S.
1091	1092
MURRAY H.S.	MURRAY H.S.
1092	1093
MURRAY H.S.	MURRAY H.S.
1093	1094
MURRAY H.S.	MURRAY H.S.
1094	1095
MURRAY H.S.	MURRAY H.S.
1095	1096
MURRAY H.S.	MURRAY H.S.
1096	1097
MURRAY H.S.	MURRAY H.S.
1097	1098
MURRAY H.S.	MURRAY H.S.
1098	1099
MURRAY H.S.	MURRAY H.S.
1099	1100
MURRAY H.S.	MURRAY H.S.
1100	1101
MURRAY H.S.	MURRAY H.S.
1101	1102
MURRAY H.S.	MURRAY H.S.
1102	1103
MURRAY H.S.	MURRAY H.S.
1103	1104
MURRAY H.S.	MURRAY H.S.
1104	1105
MURRAY H.S.	MURRAY H.S.
1105	1106
MURRAY H.S.	MURRAY H.S.
1106	1107
MURRAY H.S.	MURRAY H.S.
1107	1108
MURRAY H.S.	MURRAY H.S.
1108	1109
MURRAY H.S.	MURRAY H.S.
1109	1110
MURRAY H.S.	MURRAY H.S.
1110	1111
MURRAY H.S.	MURRAY H.S.
1111	1112
MURRAY H.S.	MURRAY H.S.
1112	1113
MURRAY H.S.	MURRAY H.S.
1113	1114
MURRAY H.S.	MURRAY H.S.
1114	1115
MURRAY H.S.	MURRAY H.S.
1115	1116
MURRAY H.S.	MURRAY H.S.
1116	1117
MURRAY H.S.	MURRAY H.S.
1117	1118
MURRAY H.S.	MURRAY H.S.
1118	1119
MURRAY H.S.	MURRAY H.S.
1119	1120
MURRAY H.S.	MURRAY H.S.
1120	1121
MURRAY H.S.	MURRAY H.S.
1121	1122
MURRAY H.S.	MURRAY H.S.
1122	1123
MURRAY H.S.	MURRAY H.S.
1123	1124
MURRAY H.S.	MURRAY H.S.
1124	1125
MURRAY H.S.	MURRAY H.S.
1125	1126
MURRAY H.S.	MURRAY H.S.
1126	1127
MURRAY H.S.	MURRAY H.S.
1127	1128
MURRAY H.S.	MURRAY H.S.
1128	1129
MURRAY H.S.	MURRAY H.S.
1129	1130
MURRAY H.S.	MURRAY H.S.
1130	1131
MURRAY H.S.	MURRAY H.S.
1131	1132
MURRAY H.S.	MURRAY H.S.
1132	1133
MURRAY H.S.	MURRAY H.S.
1133	1134
MURRAY H.S.	MURRAY H.S.
1134	1135
MURRAY H.S.	MURRAY H.S.
1135	1136
MURRAY H.S.	MURRAY H.S.
1136	1137
MURRAY H.S.	MURRAY H.S.
1137	1138
MURRAY H.S.	MURRAY H.S.
1138	1139
MURRAY H.S.	MURRAY H.S.
1139	1140
MURRAY H.S.	MURRAY H.S.
1140	1141
MURRAY H.S.	MURRAY H.S.
1141	1142
MURRAY H.S.	MURRAY H.S.
1142	1143
MURRAY H.S.	MURRAY H.S.
1143	1144
MURRAY H.S.	MURRAY H.S.
1144	1145
MURRAY H.S.	MURRAY H.S.
1145	1146
MURRAY H.S.	MURRAY H.S.
1146	1147
MURRAY H.S.	MURRAY H.S.
1147	1148
MURRAY H.S.	MURRAY H.S.
1148	1149
MURRAY H.S.	MURRAY H.S.
1149	1150
MURRAY H.S.	MURRAY H.S.
1150	1151
MURRAY H.S.	MURRAY H.S.
1151	1152
MURRAY H.S.	MURRAY H.S.
1152	1153
MURRAY H.S.	MURRAY H.S.
1153	1154
MURRAY H.S.	MURRAY H.S.
1154	1155
MURRAY H.S.	MURRAY H.S.
1155	1156
MURRAY H.S.	MURRAY H.S.
1156	1157
MURRAY H.S.	MURRAY H.S.
1157	1158
MURRAY H.S.	MURRAY H.S.
1158	1159
MURRAY H.S.	MURRAY H.S.
1159	1160
MURRAY H.S.	MURRAY H.S.
1160	1161
MURRAY H.S.	MURRAY H.S.
1161	1162
MURRAY H.S.	MURRAY H.S.
1162	1163
MURRAY H.S.	MURRAY H.S.
1163	1164
MURRAY H.S.	MURRAY H.S.
1164	1165
MURRAY H.S.	MURRAY H.S.
1165	1166
MURRAY H.S.	MURRAY H.S.
1166	1167
MURRAY H.S.	MURRAY H.S.
1167	1168
MURRAY H.S.	MURRAY H.S.
1168	1169
MURRAY H.S.	MURRAY H.S.
1169	1170
MURRAY H.S.	MURRAY H.S.
1170	1171
MURRAY H.S.	MURRAY H.S.
1171	1172
MURRAY H.S.	MURRAY H.S.
1172	1173
MURRAY H.S.	MURRAY H.S.
1173	1174
MURRAY H.S.	MURRAY H.S.
1174	1175
MURRAY H.S.	MURRAY H.S.
1175	1176
MURRAY H.S.	MURRAY H.S.
1176	1177
MURRAY H.S.	MURRAY H.S.
1177	1178
MURRAY H.S.	MURRAY H.S.
1178	1179
MURRAY H.S.	MURRAY H.S.
1179	1180
MURRAY H.S.	MURRAY H.S.
1180	1181
MURRAY H.S.	MURRAY H.S.
1181	1182
MURRAY H.S.	MURRAY H.S.
1182	1183
MURRAY H.S.	MURRAY H.S.
1183	1184
MURRAY H.S.	MURRAY H.S.
1184	1185
MURRAY H.S.	MURRAY H.S.
1185	1186
MURRAY H.S.	MURRAY H.S.
1186	1187
MURRAY H.S.	MURRAY H.S.
1187	1188
MURRAY H.S.	MURRAY H.S.
1188	1189
MURRAY H.S.	MURRAY H.S.
1189	1190
MURRAY H.S.	MURRAY H.S.
1190	1191
MURRAY H.S.	MURRAY H.S.
1191	1192
MURRAY H.S.	MURRAY H.S.
1192	1193
MURRAY H.S.	MURRAY H.S.
1193	1194
MURRAY H.S.	MURRAY H.S.
1194	1195
MURRAY H.S.	MURRAY H.S.
1195	1196
MURRAY H.S.	MURRAY H.S.
1196	1197
MURRAY H.S.	MURRAY H.S.
1197	1198
MURRAY H.S.	MURRAY H.S.
1198	1199
MURRAY H.S.	MURRAY H.S.
1199	1200
MURRAY H.S.	MURRAY H.S.
1200	1201
MURRAY H.S.	MURRAY H.S.
1201	1202
MURRAY H.S.	MURRAY H.S.
1202	1203
MURRAY H.S.	MURRAY H.S.
1203	1204
MURRAY H.S.	MURRAY H.S.
1204	1205
MURRAY H.S.	MURRAY H.S.
1205	1206
MURRAY H.S.	MURRAY H.S.
1206	1207
MURRAY H.S.	MURRAY H.S.
1207	1208
MURRAY H.S.	MURRAY H.S.
1208	1209
MURRAY H.S.	MURRAY H.S.
1209	1210
MURRAY H.S.	MURRAY H.S.
1210	1211
MURRAY H.S.	MURRAY H.S.
1211	1212
MURRAY H.S.	MURRAY H.S.
1212	1213
MURRAY H.S.	MURRAY H.S.
1213	1214
MURRAY H.S.	MURRAY H.S.
1214	1215
MURRAY H.S.	MURRAY H.S.
1215	1216
MURRAY H.S.	MURRAY H.S.
1216	1217
MURRAY H.S.	MURRAY H.S.
1217	1218
MURRAY H.S.	MURRAY H.S.
1218	1219
MURRAY H.S.	MURRAY H.S.
1219	1220
MURRAY H.S.	MURRAY H.S.
1220	1221
MURRAY H.S.	MURRAY H.S.
1221	1222
MURRAY H.S.	MURRAY H.S.
1222	1223
MURRAY H.S.	MURRAY H.S.
1223	1224
MURRAY H.S.	MURRAY H.S.
1224	1225
MURRAY H.S.	MURRAY H.S.
1225	1226
MURRAY H.S.	MURRAY H.S.
1226	1227
MURRAY H.S.	MURRAY H.S.
1227	1228
MURRAY H.S.	MURRAY H.S.
1228	1229
MURRAY H.S.	MURRAY H.S.
1229	1230
MURRAY H.S.	MURRAY H.S.
1230	1231
MURRAY H.S.	MURRAY H.S.
1231	1232
MURRAY H.S.	MURRAY H.S.
1232	1233
MURRAY H.S.	MURRAY H.S.
1233	1234
MURRAY H.S.	MURRAY H.S.
1234	1235
MURRAY H.S.	MURRAY H.S.
1235	1236
MURRAY H.S.	MURRAY H.S.
1236	1237
MURRAY H.S.	MURRAY H.S.
1237	1238
MURRAY H.S.	MURRAY H.S.
1238	1239
MURRAY H.S.	MURRAY H.S.
1239	1240
MURRAY H.S.	MURRAY H.S.
1240	1241
MURRAY H.S.	MURRAY H.S.
124	

NCMIZO F. 1037
 NOHBY R.F. 503
 NORMAN K.E. 607
 NORTH J.H. 285, 395, 396
 NOSHITA A. 621
 NOTZ F.A. 1059
 NOUAILLES N. 323
 NOZAWA K. 1060
 ODEN P.H. 596, 1061, 1062, 1254, 1255
 ODMANASCN E. 1369
 OESTERLECK D. 1063, 1196, 1405
 OETTINGER A. 1064
 CGLESBY R. 1494
 OHTA 1548
 OHTSUKI T. 1396
 OKADA Y. 1065
 OKUI M. 1066
 OLDFIELD J.V. 1016, 1067, 1213
 OLSEN D.J. 016
 OMBREDENEIE 504
 OER W.K. 1540
 OSTAPIO D.L. 134
 OTT G. 293
 OTTEN R.H. 1472
 OUALLINE C.M. 1070
 OWENS A.H. 1071
 OZAKI H. 1039, 1040
 O'BRIEN J.A. 1072
 O'BYRN S.P. 510
 O'DONNELL C.F. 1073
 PAGE C.V. 746
 PAGE E.W. 971, 972
 PAI D. 1074
 PAIGE M.R. 1013, 1075, 1076, 1077, 1078
 PANKHURST R.J. 1079
 PAPACHRISTOU C.A. . 1080
 PARDEE S. 756
 PARDG O.R. 1081
 PARKIN R.E. 1082, 1083
 PARKYN D.M. 1084
 PARNAS D.L. 1085, 1086, 1087, 1088
 PARSLOW K.D. 1089, 1090
 PARSCNS R.L. 1091
 PARTER S.V. 46
 PASCHER A.K. 1091
 PASQUARIELLC J. 816
 PLATO D.L. 258
 PLATOW E.A. 1110
 PLATZEK K.C. 1111
 PLINER M.S. 1112, 1113
 PLATOW E.A. 1110
 PLATZEK K.C. 2, 3
 PUNPLIN K.A. 1149
 PURSLOW F.J. 369
 PURSLOW F.J. 895
 PUTNAM G.F. 202
 PUTZGLU I. 369
 POCH L.J. 1121
 PODRAZA G.V. 1094
 PAYAN C. 1116, 1117, 1118, 1119, 1120
 PAYAN C. 1150, 1151, 1152, 1153
 PEASE F.A. 1136, 1137, 1138, 1139, 1140
 PEERS R.J. 1141, 1142
 PEPPER K. 997
 PRIM K.C. 1143
 PRINCE M.D. 1144, 1145
 PRITCHARD G.K. 1146
 PROCTOR K.W. 1147
 PRUSSEF L.F. 1148
 PROUSE K.W. 1085
 PRYERS K.S. 755
 PTACK E.J. 2, 3
 PUNPLIN K.A. 1149
 PURSLOW F.J. 369
 PURSLOW F.J. 895
 PUTNAM G.F. 202
 PUTZGLU I. 369
 QUARTELLI G.J. 828

QUIET L.		ROSENSTEIN A.B.	
1154	1188	703	717
QUILLIEN J.P.	RICHARD J.P.	ROSENTHAL C.W.	SALISHBURY A.H.
1479	1189, 1190, 1191	777, 1215, 1216	1266,
RACKSTRAW K.R.	RICHARDS C.J.	ROSS D.T.	SALTMAN CH.
1155	1182	1217, 1218	307
RADKE J.A.	RICHARDSON D.	ROTH J.P.	SAMI M.
1156, 1157, 1158	1193	384, 420, 503, 754, 1150, 1151,	SANDHANK C.P.
RADKE C.F.	RICHARDSON F.K.	1152, 1153, 1219, 1220,	719
1159	1194, 1195, 1196, 1197	1222, 1223, 1224, 1225,	SANDERSON G.
RADLEY T.F.	RIDER D.K.	1227, 1228, 1229, 1230,	1268
1160, 1161	1198	1231	SARRE A.
RADO T.	RIEBER J.E.	1232	886, 1264
685	1199	ROUSE D.M.	SARRETT M.J.
RAMANOKITHI C.V.	RIGLING W.S.	1223, 1234, 1417, 1420,	1264
254, 983, 1162, 1163, 1164,	1200	1421	SASS W.H.
1165, 1166, 1167	RISTINE T.I.	ROUTH D.	827, 1270, 1271
RAMCS S.	207	1235	SATCH T.
1168	RITANI K.	ROUX G.	1478
RANALL N.C.	1060	ROWE T.J.	1549
1469	RIZZI S.R.	720	SAUNDERS P.W.
RANDALL H.	656, 1121	ROWLES A.L.	121
1565	ROBERTS D.L.	1236	SAWICKI J.J.
RASHID P.M.	19	ROY H.K.	199
292	ROBERTSON J.D.	1237, 1238	SAWIN D.H.
RASINSKI K.A.	999	ROZENBERG D.P.	943, 1272, 1273
1477	ROBILLARD D.	1240	SCANLON F.T.
RAULT J.C.	1201	RUBIN F.	1274
79, 80, 1169, 1170	ROBINSON J.P.	1241, 1242, 1243,	SCANTON J.M.
RAYMOND T.C.	333, 514	1245	250
1171, 1172	ROBISON J.M.	1245	SCATLIFT J.A.
REDDY S.M.	1202	RUPP V.S.	1275
J.J., 514, 1153, 1154, 1173,	ROCHET A.	1239	SCHEFF B.H.
1174, 1175, 1176, 1177, 1178	558, 559	RUSSELL J.P.	325, 1276,
REED I.S.	ROCKET F.A.	1246, 1247	1277, 1278,
266, 1175, 1180	1203	RUSSELL S.	1316, 1474
REMY J.	RODE W.A.	1248	SCHERTZ D.K.
1479	1204	RUSSO R.I.	1286, 1287, 1288,
RENAULT F.	RODRIGUEZ J.E.	597, 849, 856, 857,	1094,
470, 1181	1218	1062, 1249, 1250,	SCHILLING R.H.
RESNICK M.	ROE P.H.	1253, 1254, 1255,	648
477, 478, 1182	277	1256, 1257,	SCHISCHA F.
RESCO G.L.	ROHRER R.	1258	1054,
1197	1205, 1206	RUTMAN K.A.	SCHMIDT E.C.
REY C.A.	ROOS D.	1259, 1260,	1288
1183, 1184, 1185	1207	1261	SCHNEIDER P.K.
REYNOLDS J.S.	ROSE C.W.	1262	143, 363, 367,
1186	637, 1208, 1209,	1211	468, 1231, 1232,
RHOADES S.P.	ROSE N.A.	1212,	1261
1070	1213,	1213	SCUNURKMAN H.D.
RICE K.	ROSENFIELD K.L.	1214	1263, 1264,
1187			1265
			385

SCHOEFFEL W.L. 1319
 1356
 SCHORROCK A.H. 1292
 SCHOOLES E. 639
 SCHOTT B. 1283, 1294, 1295
 SCHREIDER D. 1296
 SCHREPPEL E.A. 1257
 SCHULEK D. 1296
 SCHULER D.M. 1298, 1299, 1300
 SCHUMACHER R. 1301
 SCHWEITZER G. 6:G
 SCHWASS M.F. 135
 SCHWEIKERT D.G. 77C, 1302, 1303
 SCHWEITZER N. 550
 SCOTT G. 394
 SECREST D. 1304
 SEDORE S.R. 152
 SEELEY F.L. 1305
 SEEMAN D.V. 2, 3
 SEGAL H. 899
 SELLERS F.F. 1306, 1307, 1308
 SELLERS G.A. 645
 SEM-SAKETKG S. 1309
 SEMPEL P. 1310
 SESIGIKI N. 1311
 SESHU S. 667, 1314, 1315, 1312, 1313,
 1314, 1315
 SETI S.C. 1316, 1317, 1319
 SHAFFER L. 1319
 SHALLA L. 1320
 SHARP J.C. 1321
 SHATTUCK P.B. 828
 SHENAHAN S.M. 1322
 SHEPPARD D.A. 1323
 SHERNAN J.W. 1324
 SHINGAZAKI T. 1325
 SHIREY R.W. 1326
 SHIRK G.E. 1327
 SHIVA S.G. 1328
 SHOEMAKER R. 205
 SHOAT R.A. 1329
 SHOSTACK K. 1330, 1331, 1332
 SHRADER R.W. 1333
 SIDERS R.A. 1334, 1335
 SIDMAN K.D. 92
 SIEGMAR D.L. 85, 96
 SIGRIST P. 1336
 SILACCI K.C. 1337
 SILVER R. 1338
 SILVERBERG M. 1339
 SIMEK R. 213
 SIMON W.F. 1053
 SINDEN F.W. 1340, 1341
 SLAGER J.K. 1122
 SPOKZINSKI G.A. 800
 SPRAGUE R. 1040
 SRINIVASAN C.V. 1363, 1364, 1365, 1366
 SRINIVASAN C.V. 1367
 STABLER F.P. 1368
 STAHL W.J. 1361
 STAIRS S.W. 233
 SMITH E.W. 1342
 SMITH F.B. 233
 SMITH G.R. 1343
 SMITH G.W. 1344, 1345, 1346
 SMITH J.L. 1050
 SMITH M.G. 1050, 1347
 SMITH R.J. 944, 1348, 1349, 1350, 1447
 SMITH W.B. 1001
 SMITH W.E. 1351
 SNELL D.J. 1536
 SNELLSIRE R.W. 26
 SNETHEN T. 309
 SNOW W. 465
 SO H.C. 1352
 SOBOLFSKI J.S. 1353
 SOMALICO M. 163, 1354
 SPANDOKER L.Y. 1355, 1356
 SPANN K.N. 680
 SPIRES D.A. 812, 813
 SPITALNY A. 1357, 1358, 1359, 1360, 1361,
 1362
 SPITZE J.M. 1069
 STEPHENSON R. 1370
 STEWART R. 1379
 STRIGALAND P.K. 800, 1380
 STEWART G.W. 158
 STRONG P. 1381
 STUEHLKE J.O.F. 1382
 SU S.Y.H. 64, 65, 66, 135, 255, 1353,
 1364, 1365, 1366, 1367, 1368,
 1386, 1390, 1391, 1392, 1393,
 SU Y.H. 369, 1384, 1385, 1386

WANG P.T. 595, 1062, 1254, 1255, 1256,
 1493 256 363, 1566
 WANG Y.Y. 1257, 1258
 1494 1485 ZOHNIN L.N.
 BARBUNION C.R. 1485 1652
 28, 1455, 1456 JOHN M.
 WASHAVAY E.H. 1519, 1553, 1554 1235
 1497 WILBER J.A. WOO LIN
 WATANAE H. 152C 1545
 1398 WILBER-HARRELL D.A. WOOD D.E.
 WATANADE A. 1555 875 ZUCKER M.S.
 819 WILCOX P. 1562, 1563
 WATANBE T. 1521 ZUBUKO P.F.
 711, 712, 771 WILD J.C. 1564
 WATERLOT H. 949 WRIGHT A.I.
 868, 1265 WILKENS E.J. 785
 WATERS M.C. 1522 WUTHRICH C.
 866, 1448 WILLIAMS D. 1537
 WATES R.H. 1496 YAEGER T.B.
 1495 1524 YAGED B.
 WATINS R.V. 1525 1083
 1382 WILLIAMS I.S. YANG S.C.
 WAXMAN F. 1525 496, 497, 498, 1543
 997, 1500 WILLIAMS L.R. YANG Y.Y.
 BEAVER J.A. 1463 WILLIAMS M.J.Y. 1539
 1501 1523 YAU S.S.
 WEISER R.E. 1525 257, 747, 855, 1343, 1540, 1541
 585 WILLIAMS P. 1542, 1543
 WEINBERG L. 94 YEH K.
 264, 1562 WILLIAMS R. 1017
 WEINBERGER A. 1526 YEN Y.T.
 85, 912, 1503, 1504, 1505 1544, 1545
 WEINLING N.N. 1527 WILNEK B.
 1506, 1507, 1508, 1509 1286 YETTER J.H.
 WEINGARTEN P.A. 1546 YOSHIDA K.
 1393, 1397 1526 1547, 1548, 1549
 WEISS C.D. 1526 YOUNG H.W.
 377, 378, 379, 380, 1080, 1510 385 198
 WEISSMAN J. 1511, 1512, 1513 754 YOUNG S.
 WEST B.G. 1546 WING O. 155C
 156 YILSON T.I. YOUNG S.P.
 WEST L.E. 377, 378, 379, 380, 1080, 1510 1530 1559, 1553, 1554, 1555
 453, 454, 455, 456, 1514 1530 1557
 WHINSTON A.H. 566 262, 1531, 1532 ZAPPULLA T.W.
 WHITE I.J. 1546 866 ZEH D.B.
 1042 1533 1556
 WHITLEY E.H. 477, 535 ZELL C.C.
 WHITNEY G.F. 1534 1557
 1515, 1516, 1517, 1518 ZELLINGER S.H.
 504 1558, 1559

1. ABBREVIATIONS USED

- ACM : ASSOCIATION FOR COMPUTING MACHINERY
 AFIPS : AMERICAN FEDERATION OF INFORMATION PROCESSING SOCIETIES
 AIEE : AMERICAN INSTITUTE OF ELECTRICAL ENGINEERS
 BIT : BELL SYSTEM TECHNICAL JOURNAL
 PSLI : PUBLIC SYSTEMS RESEARCH AND ENGINEERING MEETING
 CACM : COMPUTER COMMUNICATIONS OF THE ACM
 CACA : COMPUTER-AIDED CIRCUIT ANALYSIS
 CAD : COMPUTER-AIDED DESIGN
 CESTEC : CLEARINGHOUSE FOR SCIENTIFIC AND TECHNICAL INFORMATION
 CIPS : CANADIAN INFORMATION PROCESSING SOCIETY
 CONF : CONFERENCE
 CONV : CONVENTION
 CSUR : COMPUTING SURVEYS (ACM)
 DAB : DESIGN AUTOMATION WORKSHOP (IERI-ACM-SHARE)
 DEPT : DEPARTMENT
 EJCC : EASTERN JOINT COMPUTER CONFERENCE
 FJCC : FALL JOINT COMPUTER CONFERENCE
 IAG : IFIP ADMINISTRATIVE DATA PROCESSING GROUP
 IFCP SYM : INTERNATIONAL ELECTRONIC CIRCUIT PACKAGING SYMPOSIUM
 IEE : INSTITUTE OF ELECTRICAL ENGINEERS (LONDON)
 IEEE : INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS
 IFIPS : INTERNATIONAL FEDERATION OF INFORMATION PROCESSING
 SOCIETIES
 IIST : INSTITUTE OF RADIO ENGINEERS
 INTERCON : IEEE INTERNATIONAL CONVENTION
 ISSCC : INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE
 JACM : JOURNAL OF THE ACM
 SIAM : JOURNAL OF THE SIAM
 NEC : NATIONAL ELECTRONICS CONFERENCE
 NG : NATIONAL GROUP
 NEPCUN : NATIONAL ELECTRONICS PACKAGING AND PRODUCTION CONFERENCE
 NEREM : NEW ENGLAND ELECTRONICS RESEARCH AND ENGINEERING MEETING
 MIT : MASSACHUSETTS INSTITUTE OF TECHNOLOGY
 PREC : PROCEEDINGS
 SIAM : SOCIETY FOR INDUSTRIAL AND APPLIED MATHEMATICS
 SJCC : SPRING JOINT COMPUTER CONFERENCE
 P : PAGE(S)
 KEPT : REPORT
 SVNP : SYNPUSIUM
 TRANS : TRANSACTIONS
 UNIV : UNIVERSITY
 VOL : VOLUME
 DESCON : DISSEMEN ELECTRONICS SHOW AND CONVENTION
 WGCC : WESTERN JOINT COMPUTER CONFERENCE
2. AACUS, 4, 1, 5. SEEHAN, D.W. & NAZZGLA, D.C. & PIACK, E.J.
 ACCLAIM - A COMPUTER AIDED DESIGN SYSTEM
 PROC 5TH DAY, WASHINGTON, JULY 1968, P 22.1-22.11
3. AACUS, 4, 1, 5. SEEHAN, D.W. & PIACK, E.J.

ACCLAIM - A COMPUTER AIDED DESIGN SYSTEM

COMPUTER DESIGN, VOL 7, NO 5, P 64-71, MAY 1968

4. AARONSON, D.A. & KINNAMAN, C.J.
 PRODUCTION OF LARGE AND VARIABLE SIZE LOGIC BLOCK DIAGRAMS ON A HIGH SPEED DIGITAL COMPUTER
 AIEE FALL GENERAL MEETING, 1961, PAPER CP61-1116
5. AARONS, M.W.
 COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS
 3RD ANNUAL INTEGRATED CIRCUITS SEMINAR, P 5-16, FEB 1966
6. ABEL, L.C.
 ON THE ORDERING OF CONNECTIONS FOR AUTOMATIC WIRE ROUTING
 UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE,
 COORD. SCIENCE LAB (CSL) REPT R-537, NOV 1971
7. ABEL, L.C.
 ON THE AUTOMATED LAYOUT OF MULTI-LAYER PLANAR WIRING OF MULTI-LAYER PLANAR WIRING AND A RELATED GRAPH COLORING PROBLEM.
 UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE,
 PHD THESIS, COORD. SCIENCE LAB (CSL) REPT R-546, JAN 1972
8. ABEL, L.C.
 ON THE ORDERING OF CONNECTIONS FOR AUTOMATIC WIRE ROUTING
 IEEE TRANS ON COMPUTERS, VOL C-21, NO 11, P 1227-1233, NOV 1972
 ALSO: IEEE COMPUTER GROUP REPOSITORY, P72-39
9. ACM-SIGGRAPH
 COMPUTER GRAPHICS GLOSSARY
 ACM-SIGGRAPH NEWSLETTER, VOL 5, NO 1, P11-25, 1971
10. ALSHEAD, H.G. & JAIN, G.C. & ANGLES, A.J.
 NEW DIMENSIONS IN AUTOMATIC LOGIC TESTING AND DIAGNOSTICS
 PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 112-118,
 IEE CONF PUBL NO 86
11. AGRAWAL, V.D. & AGRAWAL, P.
 AN AUTOMATIC TEST GENERATION SYSTEM FOR ILLIAC IV LOGIC BOARDS.
 IEEE TRANS ON COMPUTERS, VOL C-21, NO 5, P 1015-1017, SEPT 1972.
 ALSO: IEEE COMPUTER GROUP REPOSITORY R72-61, 12 PP
12. AHRENS, M
 COMPUTER DESIGN OF NICKEL-ELECTRONIC CIRCUITS
 ELECTRONIC DESIGN, VOL 13, NO 1, P 26-29, JAN 4, 1965
13. AKERS, G.H.
 UNIVERSAL TEST SETS FOR LOGIC NETWORKS
 PROC 13TH ANNUAL SYMPOSIUM ON SWITCHING AND AUTOMATA THEORY,
 UNIV OF MARYLAND, OCT 1972, P 177-184
14. AKERS, S.H.
 ON A THEORY OF BOOLEAN FUNCTIONS

- JSIAN, VCL 7, NO 4, DEC 1959, P 487-498
15. AKFRS, S.P. A DIAGNOSTIC APPROACH TO MULTILEVEL LOGIC SYNTHESIS IEEE TRANS ON ELECTRONIC COMPUTERS, VOL 14, NO 2, P 174-180 APRIL 1965
16. AKERS, S.H. SOME PROBLEMS AND TECHNIQUES OF AUTOMATIC WIRE LAYOUT DIGEST 1ST ANNUAL IEE COMPUTER CONF, SEP 1967, P 135-136
17. AKERS, S.H. A MODIFICATION OF LEB'S PATH CONNECTION ALGORITHM IEEE TRANS ON ELECTRONIC COMPUTERS, VCL EC-16, FEB 1967, P 97-98
18. AKERS, S.H. : DESIGN AUTOMATION OF DIGITAL SYSTEMS, PRENTICE HALL, KELTIC, 1972 (CD 6)
19. AKERS, S.H. & SEYERL, J.Y. & MCBERTIS, D.L. IC MASK LAYOUT WITH A SINGLE CONDUCTOR LAYER. PROC 7-TH INT. CIR. SAN FRANCISCO, JUNE 1970, P 7-16
20. AKERS, S.H. & HADLOCK, F.O. GRAPH THEORY MODELS OF ELECTRICAL NETWORKS AND THEIR MINIMUM CROSS-OVER LAYOUTS. CONF ON GRAPH THEORY AND COMPUTING, KINGSTON, JAMAICA, JAN 1969
21. ALAM, C. A GRAPHICS AIDED DRAFTING SYSTEM (GRAD) PROC 4TH INT. CIR., LOS ANGELES, JUNE 1967, P 4.1-4.23
22. ALBERT, D.J. CONCEPT COMMUNICATIONS WITH DESIGN AUTOMATION SYSTEMS PROC 5TH INT. CIR., DALLAS, JUNE 1972, P 11-14
23. ALIA, G. & DIGIACOMO, V. & FROSINI, G. & MAESTRINI, P. TRACCIAMENTO AUTOMATICO DI CIRCUITI STAMPATI SECONDO UNO SCHEMA PREDETERMINATO INTERNAL KEPT 872-7, CONSIGLIO NAZIONALE DELLE RICERCHE, INSTITUTO DI FLAECRAZIONE DELL'INFORMAZIONE, PISA, ITALY, 1972
24. ALIA, G. & FROSINI, G. & MAESTRINI, P. AUTOMATED MODULE PLACEMENT AND WIRE ROUTING ACCORDING TO A STRUCTURED BIPLANAR SCHEME IN PRINTED BOARDS COMPUTER AIDED DESIGN, VOL 5, NO 3, P 152-159, JULY 1973
25. ALLEN, F.R. A LOGIC DESIGN ALGORITHM FOR LARGE-SCALE INTEGRATION ARRAYS PHD THESIS, UCL, 1972, 212P; DISS ABSTRACTS, VCL 33, NO 10, P 4757BUNIV MICROFILM NO 73-10405; SUP: A.W.AVIZIENS.
26. ALLEN, C.M. & GIVENE, D.D. & SNELLINE, R.W. A SYNTAX DIRECTED LOGIC SIMULATOR PROC 5TH INT. CIR., WASHINGTON, JULY 1968, P 18.1-18.15
27. ALONSO, R.L. & HOWLE, H.K. & PENNYACKER, J.G. & AL. ON LINE LOGICAL SIMULATION (CLLS) CFSII RPT NO-28711, MAY 1968, 148 PP
28. ALTMAN, G.W. & DECAMPO, L.A. & VAHURION, C.K. AUTOMATION OF COMPUTER PANEL WIRING TRANS AIEE, VOL 76, PT 1, P 118-125, MAY 1960
29. AMAN, V. & CONDOLMARI, N. DIAGNOSIS OF LARGE COMBINATIONAL NETWORKS IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 675-680, OCT 1967
30. ANCEAU, F. & LIBDELL, F. LANGUAGE CASSANDRE USED FOR SIMULATION AND SYNTHESIS APPLICATIONS (IN FRENCH) PRESENTED AT THE CNES INTERNAT. COLLOQUIUM ON COMPUTERS AND ROCKETS AND SATELLITES, PARIS, DEC 1968, 12PP
31. ANCEAU, F. & LIBDELL, F. & MERMET, J. & PAYAN, C. CASSANDRE : A LANGUAGE TO DESCRIBE DIGITAL SYSTEMS. APPLICATION TO LOGIC DESIGN SOFTWARE ENGINEERING. J. TCU, ACADEMIC PRESS, 1970 *P 79-254 PRCC COINS III, MIAMI, 1969 (THIRD INT. SYMP. ON COMPUTER AND INFORMATION SCIENCE)
32. ANDERSON, R.H. A SELECTIVE BIBLIOGRAPHY OF COMPUTER GRAPHICS RAND KEPT P-4629 , 1971
33. ANNONI, S. & GIULIELTI, L. & SACCONI, G. GRIPS - AN INTERACTIVE SYSTEM FOR INTEGRATED CIRCUIT MASK LAYOUT PROC CN-LINE 72, DUNMIDGE, ENGLAND, SEPT 1972, P 819-840
34. ARAMANI, J. DESIGN CHARTCUT CI LOGIC NETWORKS IEEE COMPUTER GROUP REPOSITORY, NO 71-14 , 37 PP, 1971
35. ARAMAKI, I. & KAWAHATA, T. & ARAMOTIC, K. AUTOMATION OF ETCHING-PAITLON LAYOUT CAGN, VOL 14, NO 11, P 720-730, NOVEMBER 1971
36. ARMSTRONG, D.B. ON FINDING A NEARLY MINIMAL SET OF FAULT DETECTION TESTS FOR COMBINATIONAL LOGIC SPOTS IEEE TRANS ON ELECTRONIC COMPUTERS, VCL EC-15, P 66-73, FEB 1966
37. ARMSTRONG, D.B. APPARATUS AND METHOD FOR SIMULATING LOGIC FAILURES USA PATENT 3702011, MAY 1970

38. ARMSTRONG, D.B.
A DEDUCTIVE METHOD FOR SIMULATING FAULTS IN LOGIC CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 5, P 464-471, MAY 1972.
ALSO: IEEE COMPUTER GROUP REPOSITORY, R71-125, 37P
39. ARMSTRONG, D.B. & FRIEDMAN, A.D. & MENON, P.R.
DESIGN OF ASYNCHRONOUS CIRCUITS ASSUMING UNBOUNDED GATE DELAYS
IEEE COMPUTER GROUP REPOSITORY, R 68-75, 53 PP, 1968
40. ARNDT, W.L. & DIETMEYER, D.L.
EDLSIM - A DIGITAL DESIGN LANGUAGE.
PROC SEC, DEC 1970, P 116-118.
41. ASHAINAY, A.H.
FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL MACHINES
PHD THESIS, COLUMBIA UNIV, NY, 1970
42. ASHAINAY, A.H.
FAULT DETECTION EXPERIMENTS FOR ASYNCHRONOUS SEQUENTIAL MACHINES
RECORD 11TH ANNUAL SYMPOI ON SWITCHING AND AUTOMATA THEORY,
SANTA MONICA, OCT 1970, P 88-96
43. ASIJA, S.P.
INSTANT LOGIC CONVERSION
IEEE SPTRUM, VOL 5, NO 12, P 77-80, DEC 1968
44. ATLYGH, J.
THE USE OF GRAPHIC DISPLAYS AS AN AID TO IC MASK GENERATION.
PRCC INC CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 1-10.
IEE CCNF PUBL NO 51
45. ATIYAH, J. & WALL, P.K.
PRACTICAL LAYOUT OF PRINTED CIRCUIT BOARDS USING INTERACTIVE
GRAPHICS.
IN : PARSLAW & GREEN, ADVANCED COMPUTER GRAPHICS, 1970, P301-312
46. AUSLANDER, L. & PAINTER, S.W.
ON THE TOPOLOGY OF PRINTED CIRCUITS
IRE TRANS ON CIRCUIT THEORY, VOL CT-6 NO 4, P 380-391, DEC 1959
47. AUSLANDER, L. & TRENT, H.M.
ON THE REALIZATION OF A LINEAR GRAPH GIVEN ITS ALGEBRAIC
SPECIFICATION
J. ACCURATE SOC, AM., 1961, VOL 33, P 1183-1192.
48. AUSTIN, B.J.
A TECHNIQUE OF COMPUTER ASSISTED LOGICAL DESIGN
IEEE COMPUTER GROUP REPOSITORY, R 68-197, 18 PP, 1968
49. AUSTIN, B.J.
A TECHNIQUE OF COMPUTER ASSISTED LOGICAL DESIGN
IEEE COMPUTER GROUP REPOSITORY, R 68-197, 18 PP, 1968
50. AUSTIN, B.J.
USE OF A MACROPROCESSOR IN LOGICAL DESIGN
IEEE TRANS ON COMPUTERS, VOL C-18, P 1085-1089, NOV 1970
51. AVIZENIS, A.
DESIGN OF FAULT TOLERANT COMPUTERS
PROC FJCC 1967, P 733-743.
52. AVIZENIS, A.
DIGITAL FAULT DIAGNOSIS BY LOWCOST ARITHMETICAL CODING TECHNIQUES
CALIF INST OF TECH, JET PROPULSION LAB, REPT JPL TR-J2-1476,
AUG 1970, 15 P; N115 N70-35 664
53. AVIZENIS, A.
FAULT TOLERANT COMPUTING : AN OVERVIEW
IEEE COMPUTER, VOL 4, NO 1, P 5-8, 1971
54. BADDE, W.
DAS TOPOLOGISCHE PROBLEM DER GEDECKTEN SCHALTUNG UND SEINE
LGSUNG (GERMAN - THE TOPOLOGICAL PROBLEM OF PRINTED CIRCUITS AND
ITS SOLUTION)
ARCHIV FUR ELEKTROTECHNIK, VOL 49, P 2-12, 1964
55. BAUCAK, R.M.
PLANAR REPRESENTATIONS OF COMPLEX GRAPHS
MIT, LINCOLN LABS, TECH NOTE 1967-1, FEB 1967
56. BAKER, H. & JENKINS, R. & STEVENS, D.K.
A SYSTEM FOR PRODUCING GENERAL ENGINEERING DRAWINGS BY
COMPUTER AND ITS ON-LINE DEVELOPMENT
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 352-359.
IEE CONF PUBL NO 51
57. BALDUCCI, F.G. & DAVIS, V.E. & PERSIOLI, C.G.
AUTOMATED LOGIC IMPLEMENTATION
PROC 2ND ACM NAT CONF, P 223-240, 1968
58. BALWIN, G.L. ET AL
DESIGN AUTOMATION - A LOOK AT THE FUTURE
IEEE TRANS ON COMMUNICATIONS AND ELECTRONICS, VOL 51, NO 64,
P 51C-512, JAN 1963 (AIEE PAPER 62-12(C))
59. BALLAKRIL, D.M. & DCRE, F.
THE PREPARATION OF WIRING TABLES AND SCHEDULES BY COMPUTER
PROC 1966 BRITISH JOINT COMPUTER CONF, P 156-171
60. BALL, M. & HARDIE, F.
EFFECTS AND DETECTION OF INTERMITTENT FAILURES IN DIGITAL SYSTEMS
PROC FJCC 1968, P 329-335
61. BANIS, A.V.
ERROR FREE VCS/LSI DESIGN SYSTEM
PROC 9TH DAW, DALLAS, JUNE 1972, P 29-33

62. BANKS, W.L.
THE CALYPSO-SYSTEM - COMPUTER-AIDED LAYOUT OF PRECISION
MICRO-ELECTRONICS.
IEFT COMPUTER GROUP REPOSITORY R72-40 , 40P, 1972
63. BAKAY, M.B.
A LANGUAGE FOR AUTOMATED LOGIC DESIGN
PHD THESIS, UNIV OF CALIFORNIA, BERKELEY, 1970,125 PP ;
DISS ABSTR, VOL 31, NO 10, P 5920B : UNIV MICROFILMS, NO 71-9760
64. BARAY, M.U. & SHU, S.Y.
A DIGITAL SYSTEM MODELLING PHIOSOPHY AND DESIGN LANGUAGE
FRCC 814 LAW, ATLANTIC CITY, JUNE 1971, P 1-22
65. BARAY, M.U. & SU, S.Y. & CAHILLERY, R.L.
THE STRUCTURE AND OPERATION OF A DESIGN LANGUAGE COMPATIBLE
SIMULATION
PROC 814 LAW, ATLANTIC CITY, JUNE 1971, P 23-24
66. BARAY, M.H. & SU, Y.H.
A LANGUAGE FOR LOGIC DESIGN AUTOMATION OF DIGITAL SYSTEMS
PART 1 : MOLEL AND SYNTAX OF THE LANGUAGE
IEFT COMPUTER GROUP REPOSITORY, R 70-212, 56 PP, 1970
67. BARBACCI, N. & BELL, C.G. & NEWELL, A.
ISP: A LANGUAGE TO DESCRIBE INSTRUCTION SEIS AND OTHER REGISTER
TRANSFEE SYSTEMS.
DIGEST IEEE COMPUTER SOCIETY CCNF , SEPT 1972, P 219-222.
68. BARBACCI, N.R.
A COMPARISON OF REGISTER TRANSFER LANGUAGES FOR DESCRIBING
COMPUTERS AND DIGITAL SYSTEMS
ELPT, DEPT OF COMPUTER SCIENCE, CARNEGIE MELLON UNIV, MARCH 1973
69. BARKER, W.B.
AN INTERACTIVE GRAPHICAL LOGIC DESIGN SIMULATION SYSTEM
FRCC 814 LAW, ATLANTIC CITY, JUNE 1971, P 299-303
70. BARKOCZ, A.R.
DESIGNING APPLICATION VERSATILITY INTO A SOFTWARE PACKAGE FOR
NUMERICALLY CONTROLLED DRAFTING MACHINES
PROC 414 LAW, LOS ANGELES, JUNE 1967, P 12.1-12.4
71. BARKOW,
SIMULATION AS A DESIGN TCC
PROC DESIGN AUTOMATION SEMINAR, MESA SCIENTIFIC CORP, INGLEWOOD,
CALIFORNIA, MAY 1966, P 164-192
72. BARNARD, P.F. & ROLLMAN, D.F.
THE USE OF SCHEMATIC DECOMPOSITION ALGORITHM IN MULTI-LEVEL DESIGN
CIRCUITS
COMPUTER JOURNAL, VOL 11, NO 3, P 269-276, NOV 1968
73. BARNEY, G.C. & HAMBURY, J.M. & CHOW, S.P.S.
DIAGNOSTIC ROUTINES FOR A HYBRID COMPUTER
COMPUTER BULLETIN, VOL 13, NO 6, P 178-183, JUNE 1969
74. BARTON, N. & MCCAFFREY, K.
SYSTEMS-JOB MODEL 85 MICRODIAGNOSTICS
PROC SJCC, 1970, P 191-197
75. BARTREE, T.C.
THE AUTOMATIC DESIGN OF LOGICAL NETWORKS
PROG WJC, MARCH 1959, P 103-107
76. BASDEN, A. & NICHOLS, X.G.
NEW TOPOLOGICAL METHOD FOR LAYING OUT PRINTED CIRCUITS
PROC IEE, VOL 120, NO 3, P 325-328, MARCH 1973
77. BASIKOW, T.R. & FRIETS, J. & KARSON, A.
A PROGRAMMING SYSTEM FOR DETECTION AND DIAGNOSIS OF MACHINE
MALFUNCTIONS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-12, PIC-17, 1963
78. BASSETT, J.C. & KLINE, C.E.
IMPROVED PROCEDURES FOR DETERMINING DIAGNOSTIC RESOLUTION.
IEEE TRANS ON COMPUTERS, VOL C-21, NO 4, P 385-388, APRIL 1972.
ALSO: IEEE COMPUTER GROUP REPOSITORY, R71-118, 17P
79. BASTIN, D. & GAIARD, E. & MAULT, J.C.
THE SIMULATION OF LOGIC CIRCUITS WITH AN APL SYSTEM (IN FRENCH)
REVUE TECHNIQUE THOMSON - CSF, VOL 4, NO 3, P 591-611, SEPT 1972
80. BASTIN, D.A. & GIWARD, E.M. & RAULT, J.C.L.
A SET OF INTEPATIVE APL PROGRAMS FOR FAULT DETECTION AND
LOCATION IN DIGITAL CIRCUITS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, JUNE 1972, P 47-52
81. BAUER, H. & GRÖTZIG, G.A.
METHOD OF FAULT LOCALIZATION IN LOGIC NETWORKS
IEFT COMPUTER GROUP REPOSITORY, R72-145, 4 P, 1972
82. BAUER, J.D.
PRINTED CIRCUIT ARTWORK CHICKER.
PROC 5-11 DAW, WASHINGTON, JULY 1968 , P 10.-10.18
83. BAYFIELD, M.A. & BROOKES, D.F.
BRIGHTPAD - A COMPUTER BASED DRAFTING AND NC SYSTEM
PROC CNLINF 72, VOL 1, UXBRIDGE, UK, SEPT 1972, P 683-692
84. BEALL, W.H. & BROWN, H.E.
COMPUTER AIDED DIAGNOSIS OF FAULTS IN DIGITAL NETWORKS
NFCM (1970), P 52-53.
85. BEAUFLELY, C.W.
COMPUTER AIDS FOR IC DESIGN, ARTWORK AND MASK GENERATION

IEEE SPECTRUM, VOL 8, NO 9, P 63-78, SEP 1971

86. BEARSON, L.W. & CARROLL, C.C.
DESIGN OF MINIMUM FAULT TEST SCHEDULES AND TESTABLE REALISATIONS
FCA COMBINATIONAL LOGIC CIRCUITS
PHD THESIS, AUBURN UNIV, 1970, 149 P; DISS ABSTR, VOL 31, NO 6,
P 3496u; UNIV MICROFILMS NO 70-22627; SUP: C.C.CARROLL.
87. BEAUCOURT, J. & VANNAARDEN, R.
DESIGN OF MINIMUM FAULT TEST SCHEDULES AND TESTABLE REALISATIONS
FOR COMBINATIONAL LOGIC CIRCUITS.
AUBURN UNIV, TECH REPT AU-T-8, MAY 1970.
88. BEARSON, L.W. & CARROLL, C.C.
ON THE DESIGN OF MINIMUM LENGTH FAULT TESTS FOR COMBINATIONAL
CIRCUITS.
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1353-1356, NOV 1971.
89. BEARSON, L.W. & CARROLL, C.C.
ON THE DESIGN OF MINIMUM LENGTH FAULT TESTS FOR COMBINATIONAL
CIRCUITS.
DIGIT INT. YAP ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971
P 1-4
90. BECKEVELYER, R.L.
INTERACTIVE GRAPHIC CONSOLYS - ENVIRONMENT AND SOFTWARE
PRCC FJCC 1970, P 315-323
91. BIDROSTAN, S.D.
TOPLOGICAL GUIDES TO INTEGRATED IC CIRCUIT DESIGN.
RECORDE 10TH MIDWEST SYM ON CIRCUIT THEORY, PURDUE UNIV, 1967,
SESSION VI, 1, 12 PP
92. BIEBLITZ, H.P. & LINHARCT, R.J. & MULLER, H.S. & SIDMAN, K.D.
PARTITIONING FOR LARGE SCALE INTEGRATION
PRCC ISSCC PHILADELPHIA, FEB 1967, P 50-51
93. BIEBLITZ, H.P. & MULDER, G.
AUTOMATISCHE GENERATIE VAN MASKERS VOOR GEINTEGREGERDE
SCHAALINGEN MET BEHALF VAN EEN DIGITALE COMPUTER (DUTCH)
(AUTOMATIC GENERATION OF INTEGRATED CIRCUIT MASKS USING
A DIGITAL COMPUTER).
DIPL ING THESIS, CATHOLIC UNIV OF LOUVAIN, DEPT OF
ELECTRICAL ENGINEERING, 1971
94. BELL, C.G. & GRASCH, J. & MEGA, S. & VANNARDEN, R. & WILLIAMS, P.
THE DESIGN, DESCRIPTION AND USE OF DEC REGISTER TRANSFER MODULES
IEEE COMPUTER GROUP REPOSITORY, R71-95, 1971, 17P
95. BELL, C.G. & GRASCH, J. & SIEWICKI, D.P.
REGISTER TRANSFER MODULES.
LIGHST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 305-J08
86. BELL, C.G. & KNUDSEN, M. & SIEWICKI, D.P.
PMS - A NOTATION TO DESCRIBE COMPUTER STRUCTURES.
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 227-230.
87. BELL, C.G. & NEWELL, A.
THE PMS AND ISP DESCRIPTIVE SYSTEMS FOR COMPUTER STRUCTURES
PROC SJCC, 1970, P 351-374
88. BELL, C.G. & NEWELL, A.
COMPUTER STRUCTURES.
MCGRAW HILL, 1970, 668PP
89. BELLACKER, W. & NEMHAUSER, G.O.
THE TRAVELLING SALESMAN PROBLEM : A SURVEY
OPER RES, VOL 16, P 538-558, 1968
100. BELT, J.F.
A HEURISTIC SEARCH APPROACH TO TEST SEQUENCE GENERATION FOR APL.
DESCRIBED SYNCHRONOUS SEQUENTIAL CIRCUITS
UNIV OF ARIZONA, PHD THESIS, 1973, 208 P; SUP: F.J.HILL;
DISS ABSTR, VOL 34, NO 3, P 11028; UNIV MICROFILMS NO 73-20626
101. BENGTSON, A.H.
ACHIEVING FAULT TOLERANCE THROUGH INHERENT REDUNDANCY TECHNIQUES
IN SMALL MICROPROMGRAMMED COMPUTERS
PHD THESIS, PURDUE UNIV, 1972, 229 P; DISK ABSTR, VOL 33, NO 6,
P 4273H; UNIV MICROFILMS NO 73-5987; SUP: F.W.VOWLE
102. BENNING, L.C.
ACCURATE SIMULATION OF HIGH SPEED COMPUTER LOGIC
PROC 6TH BAR, MIAMI BEACH, JUNE 1969, P 163-172
103. BENNING, L.C.
ACCURATE SIMULATION OF HIGH SPEED COMPUTER LOGIC
INTEGRATED CIRCUIT GROUP REPOSITORY, R 63-1C1, 14 P, 1365
104. BENNING, L.C.
APPLICATION OF A LOGIC FAULT ANALYZER TO THE MANUFACTURE AND
MAINTENANCE OF THE CDC 7600 COMPUTER.
PROC 8TH BAR, ATLANTIC CITY, JUNE 1971, P 231-235
105. BENNETT, R.G.
A REALISTIC APPROACH TO DETECTION TEST SET GENERATION FOR
COMBINATIONAL LOGIC CIRCUITS
COMPUTER JOURNAL, VOL 15, NO 3, P 238-246, AUG 1972
106. BENNETT, R.G. & LEWIN, D.W.
FAULT DIAGNOSIS OF DIGITAL SYSTEMS - A REVIEW
COMPUTER JOURNAL, VOL 14, NO 2, P 199-206, MAY 1971
107. BENNETT, R.G. & LEWIN, D.W.
FAULT DIAGNOSIS OF DIGITAL SYSTEMS - A REVIEW
COMPUTER, VOL 4, NO 4, JULY/AUG 1971, P 12-20

- ALSO : IEEE COMPUTER GROUP REPOSITORY, R 70-208, 35 PP
108. PENNETTIS, R.G. & LEWIN, D.W.
A CONFUTER ALGORITHM FOR STATE-TABLE REDUCTION
PAOC EFORCON 71, LAUSANNE, SWITZERLAND, OCT 1971
109. HERIVIAIS, I.
MULTIPLEX INDEXED DATA MANAGEMENT
PROC 6TH DAY, ATLANTIC CITY, JUNE 1971, P 358-366
110. HERIVIAIS, T. & LIU, C.H. & TAYLOR, M.L.
A GENERAL PURPOSE DESIGN AUTOMATION FILE SYSTEM.
PROC 4-TH DAY, LOS ANGELES, JUNE 1967, P20.1-20.13
111. BERGER, C.
THE THEORY OF GRAPHS AND ITS APPLICATIONS.
JOHN WILEY, 1962
112. BERGER, C.
GRAPHS AND HYPERGRAPHS
NORTH AMERICAN ELSEVIER, 1972, 555PP
113. BERGER, C. & CHOUILLI-HOURI, A.
PROGRAMMING, GAMES AND TRANSPORTATION NETWORKS.
METHUEN & WELLY, NEW YORK, 1965
114. BERNARD, G.
BIBLIOGRAPHY OF GRAPH THEORY
UNIV OF WATERLOO, DEPT OF COMBINATORICS, OCT 1971
115. BERNET, H.
FUNCTIONAL JACKHOLE PROGRAMMING AS A LOGICAL DESIGN AID
IEEE TRANS ON COMPUTERS, VOL C-19, NO 10, P 902-907, OCT 1970
ALSO : IEEE COMPUTER GROUP REPCSSIONY, R 70-60, 18 PP
116. BERNSTEIN, S.
ELECTRONIC CIRCUIT ANALYSIS WITH ON-LINE GRAPHS VIA A TIME-SHARING
TELEMANUAL
PROC 5TH DAY, WASHINGTON, JULY 1968, P8.1-8.13
117. BERSCHBACK, J.P.
ANNUAL MICROPROGRAMMING BIBLIOGRAPHY
REPT 63-65/LSD-TR-70-204, 73 P, JULY 1970; CFSTI AD-709 765
118. BERTOLING, R. & HOCHARDT, M.W.
LAYING OUT WIRING FOR DESIGN AUTOMATION OF INTEGRATED CIRCUITS
IEE IFCD BIBLIOGRAPHY BULLETIN, VOL 15, NO 6, P 1971-1973, NOV 1972
119. BERTANAS, R. & MICHAEL, G.A.
LANGUAGES FOR GRAPHIC DATA PROCESSING
AUO & MAGNUSON : COMPUTER ORIENTED CIRCUIT DESIGN, (CH 10)
PRENTICE HALL, 1969
120. BESANT, C.H. & HAMLYN, A. & MCCLINTOCK, P.M.
THE USE OF COMPUTER AIDED DESIGN TECHNIQUES IN PRINTED CIRCUIT
LAYOUTS
COMPUTER AIDED DESIGN, VOL 5, NO 3, P 147-151, JULY 1973
121. BESANT, C.H. & EAGLES, A.J. & SAUNDERS, P.W.
CADVAC - A FULLY INTERACTIVE COMPUTER-AIDED DESIGN SYSTEM
COMPUTER AIDED DESIGN, VOL 4, NO 2, P 67-70, JANUARY 1972
RETACONTRACTOR
122. BESANT, C.H.
DERIVATION OF MINIMUM TEST SEQUENCES FOR UNATE LOGICAL CIRCUITS.
IEEE TRANS ON COMPUTERS, VOL C-20, P 1264-1269, 1971.
123. BILOUS, O. & FENBERG, I. & LANGDON, J.L.
PRODUCING INTEGRATED CIRCUITS FROM A CIRCUIT LOGIC INPUT
IBM TECH DISCL BULL, VOL 13, NO 5, P 106-108, OCT 1970
124. BITTNER, B. & ULRICH, J.
A METHOD FOR IMPROVING THE LOCATION OF CONNECTING PATHS FOR
CIRCUIT CARD WIRING
IEEF COMPUTER SOCIETY REPOSITORY, K68-128, 1968, 16 P
125. BITTNER, B. & ULRICH, J.
A METHOD FOR IMPROVING THE LOCATION OF CONNECTING PATHS
FOR CIRCUIT CARD WIRING
THOMAS BETTE FOUNDATION, REPT K68-128
126. BLAAUW, G.A.
THE USE OF APL IN COMPUTER DESIGN
MATHEMATICAL CENTRE AMSTERDAM, REPT MC25, P 2.1-2.36
127. BLISS, F.B.
COMPUTER-AIDED LOGIC DESIGN
PHD THESIS, CASE WESTERN RESERVE UNIV, 1971, 191 P
DISS ABST, VOL 32, NO 3, P 1498B; UNIV MICROFILMS NO 71-22781
128. BLISS, F.B.
COMPUTER AIDED LOGIC DESIGN
PROC 5TH DAY, DALLAS, JUNE 1972, P 259-263
129. BCGO, G. & GUYOT, A. & LUY, A. & MERET, J. & PAYAN, C.
CASSANDRE AND THE COMPUTER-AIDED LOGICAL SYSTEMS DESIGN
PROC 4-1P 71, P 1056-1C65, AUG 1971
130. BORGSTAHL, R.W.
DIGITAL SYSTEM DESIGN AND SIMULATION
PHD THESIS, IOWA STATE UNIV, 1972, 116PP, SUP A.V. PGHNI;
DISS ABST, VOL 33, NO 8, P 3643H; UNIV MICROFILMS NO 73-3579.
131. BOSEN, D.C.
SELF-DIAGNOSABLE DECOMPOSITION OF SEQUENTIAL MACHINES
PHD THESIS, NORTHWESTERN UNIV, 1968, 67 PP; DISS ABSTR,
VOL 29, NO 7, P 242RH; UNIV MICROFILMS NO 69-1729

132. BUSSEN, D.C. & HONG, S.J.
CAUSE-EFFECT ANALYSIS FOR MULTIPLE FAULT DETECTION IN
COMMUNICATIONAL NETWORKS
DIGEST INT SYM ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971
P 40-43
133. BOESSEN, D.C. & HONG, S.J.
CAUSE-EFFECT ANALYSIS FOR MULTIPLE FAULT DETECTION IN
COMMUNICATIONAL NETWORKS.
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1252-1257, NOV 1971.
134. BOESSEN, D.C. & OSTAFAK, D.L. & PATEL, A.M.
TEST PATTERNS FOR PARITY NETWORKS
IBM TECH DISCL BULL, VOL 13, NO 10, P 2897-2899, MARCH 1971
135. BOESSELL, F.R.
A DIAGNOSTIC COMPUTER SYSTEM FOR FAULT DIAGNOSIS OF DIGITAL
CIRCUITS
PHD THESIS, CASE WESTERN RESERVE UNIV, 1972, 244 PP.
DISS ABSTR, VOL 23, NO 4, P 1496B ; UNIV MICROFILMS NO 72-26138
136. BOCHTOKOFF, P.S.
TEST DATA GENERATION OF DIAGNOSTIC TEST PROCEDURES
UNIV OF ILLINOIS, URBANA, COORDINATED SCIENCE LAB, RPT R-292,
MAY 1966
137. BOCHTOKOFF, P.S. & RASNUSSSEN, R.A.
A VIEW OF A USE-MOTIVATED PRODUCTION TEST DATA GENERATION SYSTEM
PRCC 7TH DAY, SAN FRANCISCO, JUNE 1970, P 90-94
138. BOCHTOKOFF, P.S. & SCHWASS, N.E. & VILLANTE, F.J.
AN AUTOMATIC SYSTEM APPROACH TO THE PROBLEM OF MEMORY CIRCUIT
TESTING AND FAULT DIAGNOSIS
PRCC 7TH DAY, SAN FRANCISCO, JUNE 1970, P 95-99
139. BOUANIGHT, W.J.
ON THE GENERATION OF DIAGNOSTIC TEST PROCEDURES
UNIV OF ILLINOIS, COORDINATED SCIENCE LAB, RPT R-292, MAY 1966
140. BOURGEOIS, F. & LASALLE, J.C.
ALGORITHM FOR THE ASSIGNMENT PROBLEM
CACM, VOL 14, NO 12, P 805-806, DEC 1971
141. BOURGEOIS, F. & LASALLE, J.C.
AN EXTENSION OF THE MONARES ALGORITHM FOR THE ASSIGNMENT PROBLEM
TO RECTANGULAR MATRICES
CACM, VOL 14, NO 12, P 802-804, DEC 1971
142. BOUCIATIUS, J.G. & AL
ALGORITHM FOR DETECTION OF FAULTS IN LOGIC CIRCUITS.
IEEE TRANS ON COMPUTERS, VOL C-20, P 1258-1264, NOV 1971.
143. BOUCIATIUS, J.G. & CARTIER, W.C. & SCHNEIDER, P.K.
GENERATING DIAGNOSTIC TESTING PROCEDURES OF LOGIC CIRCUITS BY
- RELIABILITY MODELING TECHNIQUES FOR SELF REPAIRING COMPUTER SYSTEMS
PROC 24TH ACM NAT CONF, 1969, P 295-309
144. BOULE, R.T.
ALGORITHMS FOR COMBINATIONAL FAULT EQUIVALENCE USING LISP
TECH NOTE 9, DIGITAL SYSTEMS LAB, STANFORD UNIV, 1971.
ALSO: IEEE COMPUTER GROUP REPOSITORY, R72-202, 28 PP
145. BOULE, R.T.
FAULTS IN SEQUENTIAL MACHINES : ALGEBRAIC PROPERTIES AND
DEFINITION METHODS
PHD THESIS, STANFORD UNIV, DEPT OF EL.EENG., 1973, 335P
DISS ABSTR, VOL 33, NO 12, P 5818B; UNIV MICROFILMS NO 73-14866.
146. BOULE, R.T. & MCCLOSKEY, F.J.
FAULT EQUIVALENCE IN SEQUENTIAL MACHINES
IEEE COMPUTER GROUP REPOSITORY, R 72-203, 65 PP, 1972
147. BOWER, F.G. & LOVITT, G.J.
AUTOMATIC LAYOUT OF PAINTED BOARDS
ELECTRS. COMMUNICATION (ITL), V 47, NO 3, P 287-292, 1972
148. BOWDON, E.K.
DIGITAL NETWORK DESIGN AIDS - AN INTEGRATED APPROACH
PRCC 9TH DAY, SAN FRANCISCO, JUNE 1970, P 226-229
149. BOWDON, E.K.
AN INTEGRATED APPROACH TO COMPUTER-AIDED DESIGN
IEEE COMPUTER GROUP REPOSITORY NO R71-4, 1971, 10 PP
150. BOWDON, E.K.
DESIGN AUTOMATION IN NETWORK COMPUTERS
PRCC 9TH DAY, DALLAS, JUN 1972, P 35C
151. BOWDON, E.K. & BRUCE, R.A.
COMPUTER AIDS FOR DIGITAL NETWORK DESIGN : INTERIM REPORT
WORKING PAPER NO 4954, CCLLINS RADIO CY, SEP 1971, 45 P
152. BOWERS, J.C. & SLADEKE, S.R.
"SCEPINE", A COMPUTER PROGRAM FOR CIRCUIT AND SYSTEM ANALYSIS
PRENTICE HALL, 1971, 455PP
153. BOWICK, J.W. ET AL
NEW HELP FOR PRINTED CIRCUIT DESIGNERS
TELESIS, VOL 1, NO 8, P 249-254, MAY 1970
154. BOWMAN, R.V. & MCVEY, E.S.
A METHOD FOR THE FAST APPROXIMATE SOLUTION OF LARGE PRIME
IMPLICANT CHARTS
IEEE TRANS ON COMPUTERS, VOL C-19, NO 2, P 169-173, FEB 1970

- DIGITAL COMPUTERS
MANCCN REVIEW, VOL 33, NO 178, P 246-259, 1970
156. ECYCE, A. I.
COMPUTER GENERATED DIAGNOSING PROCEDURES FOR LOGIC CIRCUITS
FACCS JOINT CONF. ON AUTOMATIC TEST SYSTEMS, APRIL 1970, P 333-346.
IEEE CONF. PUBL. NO 17
157. BOYCE, A. H.
A STUDY OF DIAGNOSTIC TESTING OF SEQUENTIAL CIRCUITS
PROG. 1ST CONF. ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 309-314,
IEEE CONF. PUBL. NO 86
158. BONC, A. M. & WIMMERSON, R. C. & STRINGS, D. V. & WEST, H. G.
SIMULATION OF BINARY LOGIC CIRCUITS BY DIGITAL COMPUTERS
MANCCN REVIEW, VOL 34, NO 181, P 121-142, 1971
159. BRACCHI, G.
COMPUTER AIDED PARTITIONING FOR LSI.
EFFECTIVE TRIKID ASILINAR CONC. ON CIRCUITS AND SYSTEMS, 1969, P 369-374
160. BRACCHI, G.
ON THE PLANAR DECOMPOSITION OF INTERCONNECTION NETWORKS FOR
COMPUTER AIDED ELECTRONIC DESIGN.
PROG. 3RD ALLERTON CONF. ON CIRCUIT AND SYSTEM THEORY,
PP 515-524, OCTOBER 1970
161. BRACCHI, G.
COMPUTER-ASSISTED IMPLEMENTATION OF AN INTERCONNECTION
PATTERN WITH A MINIMUM NUMBER OF LAYERS
PROG. 4TH HAWAII INT. CONF. ON SYSTEM SCIENCES • HONOLULU
JANUARY 1971, P 730-732.
162. BRACCHI, G.
ON THE GENERATION OF SYSTEM PARTITIONS FOR LARGE SCALE INTEGRATION
IAFT TRANS. SYSTEMS, MAN & CYBERNETICS, VOL SMC-1, NO 4, P 325-330,
OCT 1971
163. BRACCHI, G. & SONALVACCAN.
AN INTERACTIVE SOFTWARE SYSTEM FOR COMPUTER-AIDED DESIGN :
AN APPLICATION TO CIRCUIT PROJECT
CACM, VOL 13, NO 9, P 537-545, SEPT 1970
164. BRACKEIT, J. W. & HANNER, M. & TICRHILL, D. E.
CASE STUDY IN INTERACTIVE GRAPHICS PROGRAMMING : A CIRCUIT DRAWING
AND EDITING PROGRAM FOR USE WITH A STORAGE TUBE DISPLAY TERMINAL
PROJECT MAC, REPT MAC-TR-63, CCTCORR 1969 (NTIS AD 698 830)
165. BRAUSTAD, F. I.
STRUCTURE AND REPRESENTATION OF DIGITAL COMPUTER SYSTEMS
PHL THESIS, CASE WESTERN RESERVE UNIV, 1971, 246 P ;
DISS. ABSTR., VOL J2, NO 5, P 268 ; UNIV MICROFILMS NO 71-22783.
Also: ARPI 1114, JENNINGS COMPUTER CENTER, CASE WESTERN RESERVE
- UNIV, JAN 1971
166. BRADSHAW, F. T.
SOME STRUCTURAL IDEAS FOR COMPUTER SYSTEMS.
DIGEST IEEE COMPUTER SOCIETY CGNF, SLPT 1972, P 153-186.
167. BRANIN, F. H.
COMPUTER METHODS OF NETWORK ANALYSIS.
IEEE INT. CCNF RECORD N.Y. 1967, PART 5, P 45-63.
168. BRANIN, F. H. JR.
COMPUTER METHODS OF NETWORKS ANALYSIS.
PROG. 4TH HAWAII INT. CONF. ON CIRCUIT AND SYSTEM THEORY, JUNE 1967, P 61-619
169. BRANIN, F. H. JR.
COMPUTER METHODS OF NETWORK ANALYSIS.
PROC. IEEE, VOL 55, PP 1787-1801, NOVEMBER 1967
170. BRAY, D. W.
AUTOMATIC GENERATION OF TEST PROCEDURES FOR SEQUENTIAL NETWORKS
DIGEST IEEE INT. COMPUTER SOCIETY CGNF, BOSTON, SEPT 1971, P 75-76
171. BRENNAN, F. A. & HITCHCOCK, R. B.
ALGORITHM FOR EFFICIENTLY APPROXIMATING DELAY IN PACKAGED
COMPUTER LOGIC
IBM TECH. DISCLOSURE BULLETIN, VOL 14, NO 3, P 960-962, AUG 1971
172. BRENNAN, F. A. ET AL.
TWO INTERCONNECTION TECHNIQUES FOR LARGE-SCALE CIRCUIT INTEGRATION
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, VOL 11, NO 5,
P 520-526, SEPTEMBER 1967
173. BRESS, D. L.
MASKGEN, A COMPUTER PROGRAM FOR PREPARING IC MASKS.
CONF. SUR LA MICROELECTRONIQUE AVANCEE, PARIS, 1970, P 443-455
174. BREUER, W. A.
TECHNIQUES FOR THE SIMULATION OF COMPUTER LOGIC
CACM, VOL 7, NO 7, P 443-446, JULY 1964
175. BREUER, W. A.
THE USE OF MATHEMATICAL PROGRAMMING IN THE IMPLEMENTATION OF
BOOLEAN SWITCHING FUNCTIONS
PHD THESIS, UNIV OF CALIFORNIA, BERKELEY, 1964
176. BREUER, W. A.
THE APPLICATION OF INTEGER PROGRAMMING IN DESIGN AUTOMATION
SHARE DESIGN AUTOMATION WORKSHOP 1966.
177. BREUER, W. A.
THE FORMULATION OF SOME ALLOCATION AND CONNECTION PROBLEMS
AS INTEGER PROGRAMS.
NAVAL RESEARCH LOGISTICS QUARTERLY, VOL 13, NO 1, P 83-95, MARCH 1966

178. BREUER, M.A.
GENERAL SURVEY OF DESIGN AUTOMATION OF DIGITAL COMPUTERS.
PGCC IEEE, VOL 54, NO 12, PP 1708-1721, DECEMBER 1966
ALSO: IEEE COMPUTER GROUP REPOSITORY, R70-9
179. BREUER, M.A.
LOGISTICAL SWITCHING FUNCTION SIMPLIFICATION
PROC 23RD ACM NAT CONF., P 241-250, 1968
180. BREUER, M.A.
FAULT DETECTION IN A LINEAR CASCADE OF IDENTICAL MACHINES
SECOND 9TH ANNUAL SYMP SWITCHING AND AUTOMATA THEORY, P 235-243,
OCT 1968
181. BREUER, M.A.
BARRIER & FAULT DETECTION
PROC FJCC, 1968, P 1502-1503
182. BREUER, M.A.
CIRCUIT PARTITIONING VIA SIMULATIONS, ACTIVITY DIRECTED CIRCUIT
SIMULATION AND BACKWARD SIMULATION
IEEE COMPUTER GROUP REPOSITORY, R 69-44, SS, P, 1969
183. BREUER, M.A.
LOGIC SYNTHESIS
PCRC JOINT CCNF CN MATHEMATICAL AND COMPUTER AIDS TO DESIGN, 1969,
P 146-164
184. BREUER, M.A.
FUNCTIONAL PARTITIONING AND SIMULATION OF DIGITAL CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-19, NO 11, P 1038-1046, NOV 1970
185. BREUER, M.A.
SIMPLIFICATION OF THE COVERING PROBLEM WITH APPLICATION
TO PCCELLAN EXPRESSIONS
JACM, VOL 17, NO 1, P 166-181, JAN 1970
186. BREUER, M.A.
GENERATION OF FAULT DETECTION TESTS FOR SEQUENTIAL CIRCUITS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971
P 18-21
187. BREUER, M.A.
A LOGICAL AND AN ALGORITHMIC TECHNIQUE FOR FAULT DETECTION TEST
GENERATION FOR SEQUENTIAL CIRCUITS.
IEEE TRANS ON COMPUTERS, VOL C-20, P 1364-1370, NOV 1971.
188. BREUER, M.A.
GENERATION OF FAULT DETECTION TESTS FOR INTERMITTENT FAULTS
IN SEQUENTIAL CIRCUITS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, JUNE 1972, P 53-57
189. BREUER, M.A.
GENERATION OF FAULT TESTS FOR LINEAR LOGIC NETWORKS.
190. BREUER, M.A.
RECENT DEVELOPMENTS IN DESIGN AUTOMATION
COMPUTER, VOL 5, NO 3, P 23-35, MAY-JUNE 1972
191. BREUER, M.A.
RECENT DEVELOPMENTS IN THE AUTOMATED DESIGN AND ANALYSIS
OF DIGITAL SYSTEMS
PROC IEEE, VOL 60, NO 1, P 12-27, JANUARY 1972
192. BREUER, M.A.
LOGIC SYNTHESIS
M.A. BREUER, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 2),
PRENTICE HALL, 1972
193. BREUER, M.A.
TESTING FOR INTERMITTENT FAULTS IN DIGITAL CIRCUITS.
IEEE TRANS ON COMPUTERS, VOL C-22, NO 3, P 241-246, MARCH 1973
194. BREUER, M.A. (ED)
DESIGN AUTOMATION OF DIGITAL SYSTEMS : THEORY AND
TECHNIQUES, VOLUME 1 : HARDWARE.
PRENTICE HALL, ENGLEWOOD CLIFFS, NEW JERSEY, 495 PP, 1972
195. BREUER, M.A. & SU, S.Y.H.
AUTOMATIC TEST GENERATION FOR DIGITAL NETWORKS
PROC 1672 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 98-107
196. BRINSFIELD, J.G.
MASK SHOP INFORMATION SYSTEM
PROC 5TH DAY, ATLANTIC CITY, JUNE 1971, P 373-377
197. BROWN, A.
AN ALGEBRAIC APPROACH TO TEST DATA GENERATION
PROC 25TH ACM NAT CCNF, HCSTON, AUG 1972, P 352-367
198. BROWN, A. & YOUNG, H.W.
ALGEBRAIC LOGIC NETWORK ANALYSIS, (ALNA) : TOWARD AN ALGEBRAIC
THEORY OF THE ANALYSIS AND TESTING OF DIGITAL NETWORKS
IBM SYSTEMS DEVELOPMENT DIVISION, POUGHKEEPSIE, N.Y.
REPORT TN OC-1974, JAN 1976
199. BROWN, J.A. & CESAR, L.J. & SAWICKI, J.J.
DESIGN AUTOMATION AND THE WRAP SYSTEM.
PROC 5-TH DAY, 1968, P 19-1-19-30
200. BROWN, J.A.
CHANGE CONTROL IN AUTOMATED DESIGN
PROC THIRD DAY 1966
201. BROWN, F.R.

- A DECADE OF DESIGN AUTOMATION AT HONEYWELL EDP.
HONEYWELL COMPUTER J., VOL. J., NO. 1, P 32-45, 1969
202. BROWN, R.S. & PUTNAM, G.H.
THE AUTOMATION OF BACKWIRING DESIGN AND TOPOLOGICAL LAYOUT
AIEE TRANS ON COMM AND ELECTRONICS, VOL 81, P136-139, MAY 1962
203. BEULE, J.D. & JOHNSON, R.A. & ALETSKY, E.J.
DIAGNOSIS OF EQUIPMENT FAILURE
IIEF TRANS ON RELIABILITY AND CONTROL, VOL RQC-9, NO 1, P 22-34,
1960
204. BRUNG, J.L. & STEIGLITZ, K. & WEINBERG, L.
A NEW PLANNABILITY TEST BASED ON 2-CONNECTIVITY
IEEE TRANS ON CIRCUIT THEORY, VOL CT-17, P 197-206, 1970
205. BUCKLEY, F. & SHOFACKER, R.
WIRING WITH INERTIALESS GRAPHICS
IBM TECH DISCL BULL, VOL 15, NO 8, P 2584-2594, JAN 1973
206. BUBAYAN, F.S.
THREE COMPUTER-AIDED DESIGN PROGRAMS FOR USE BY DRAFTSMEN
PROC INF CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 368-377.
207. BULD, D.C. & RISTINE, T.I. & THOMPSON, R.F.
COMPUTER-AIDED PRECISION GRAPHICS
PAPERSENT AT THE NATIONAL CONFERENCE OF THE ASSOCIATION FOR
PRECISION GRAPHICS, JUNE 1969, 23PP. SANDIA CORP, REPT
SC-R-69-124CSTI PB 187-811
208. BUNNETT, G.J.
DESIGN LANGUAGE FOR DIGITAL SYSTEMS
MIT, REPT CP-TR-ENG, N.S. THESIS, AUG 1965
209. BUEN, K.K.P.
DIRECT DIGITAL CUSTOMER/ VENDOR INTERFACE FOR PRINTED WIRING
HOAHE MANUFACTURER
PROL REPORT, 1969, P 190-207
210. BURN, K.P. & KIGUCHI, K.J.
A NEW SIMPLIFIED APPROACH TO HIGH DENSITY INTERCONNECTIONS
PACC REPORT, 1970, P 2-39-2-52
211. BURSTALL, F.W.
TREE-SEARCHING METHODS WITH AN APPLICATION TO A
NUCLEAR DESIGN PROBLEM
MACHINE INTELLIGENCE 1, N.L. COLLINS AND D. MICHEL EDs., 1967
OLIVER AND BOYD, EDINBURGH
212. BUSACKER, R.G. & SATY, T.L.
FINITE GRAPHS AND NETWORKS.
213. BUTTON, C.H. & GROSSKAMP, H.J. & KENNEDY, J.L. & MURPHY, N.R. & SIMEN, R.
PARIS USAGE MAINTENANCE PROGRAM (HUMP)
IBM TECHNICAL REPORT 00-746, POUGHKEEPSIE, OCT 1960
214. CAIN, J.T. & NICOLE, M.H. & MCNAMEE, L.P.
COMPILER LEVEL SIMULATION OF EDGE SENSITIVE FLIP-FLOPS
PROC SJCC, 1967, P 757-759
215. CAIN, J.T. & NICOLE, M.H. & MCNAMEE, L.P.
SIMULATION OF A DIGITAL SYSTEM USING A COMPILER LEVEL LANGUAGE
RECORD 20TH SWIEFFCO, 1968, P 13D1-13D8
216. CALAHAN, E.A.
COMPUTER AIDED NETWORK DESIGN
MCGRAW HILL 1968.
217. CALHCUN, D.R.
THE PAD RELOCATION TECHNIQUE FOR INTERCONNECTING LSI ARRAYS
OF IMPERFECT YIELD
PROC FJCC 1969, P 99
218. CALHCUN, D.R.
AN INVESTIGATION AND IMPLEMENTATION OF THE PAD RELOCATION
TECHNIQUE FOR INTERCONNECTING LARGE SCALE INTEGRATED SEMICONDUCTOR
CIRCUIT ARRAYS OF IMPERFECT YIELD
PHD THESIS, UCLA, 1970, 362P; DISS ABSTR, VOL 31, NO 4, P 1955B;
UNIV MICROFILMS, INC 70-19536; SUP L.P.; MCNAMEE
219. CALVIN, E.L. & CASADY, L.C. & EDENHACKER, J.R. & MILLS, R.L.
DESIGN AND ANALYSIS OF ELECTRONIC CIRCUITS
PROC 4-IN-1 DAY, LOS ANGELES, JUNE 1667, P 21-1-21-16
220. CAMERON, S.H.
CONTINUATIONS TO A TUTORIAL OF RELIABILITY
IIT RESEARCH INSTITUTE, FFPI LITFL-E6170-F-4, 92P, JAN 1973
(NTIS AD 754 451)
221. CAMPAGNA, R.
COMPUTER LAYOUT OF DENSE PC BOARDS
ELECTRONICS, VOL 44, MAY 10, 1971, P 76-79
222. CANNON, D.L.
COMPUTER-AIDED INTEGRATED CIRCUIT RELIABILITY ANALYSIS
PHD THESIS, UNIV OF HOUSTON, 1970, 268 P.; DISS ABSTR, VOL 31,
NO 12, P 7266U; UNIV MICROFILMS NO 71-15466.
223. CAPOCACCIA, F. & KRISSIAN, A.L.
AN ALGORITHM FOR THE PLACEMENT OF LSI CIRCUIT ELEMENTS
ALTA FREQUENZA, VOL 39, NO 2, FEBRUARY 1970, P 109-113.
224. CARNEVALE, A.

- SELF DIAGNOSIS OF ELECTRONIC COMPUTERS
IEEE COMPUTER GROUP REPOSITORY, R 70-222, 47 PP., 1970
225. CARRIERE, C.
DESSIN AUTOMATIQUE DES SCHÉMAS (COMPUTER-AIDED DESIGN OF SCHEMES)
CONVENTION ET ELECTRONIQUE, NO 37, P 7-13, APRIL 1972.
226. CARULLI, A.
PRECISION ARTWORK LANGUAGE
GRAPHIC SCIENCE, NOVEMBER 1970
ASSOCIATION FOR PRECISION GRAPHICS MEETING 1968, JANUARY 1968
227. CARULLI, A.B.
PRECISION ARTWORK LANGUAGE
GRAPHIC SCIENCE, NOVEMBER 1970
EIGEST INT IEEE COMPUTER SOCIETY CONF., BOSTON, SEPT 1971, P 69-70
228. CARULLI, A.B.
AUTOMATED PLACEMENT, WIRING AND ARTWORK GENERATION,
DIGEST IEEE INTERCON, NEW YORK, MARCH 1972, P 53-59
229. CARULLI, A.B. & PEARSON, D.C.
COMPUTER-AIDED DESIGN OF CONTROLLED IMPEDANCE CIRCUIT BOARDS.
DIGEST IEEE INT CCNV 1971, P 480-491
230. CARULLI, A.B. & PEARSON, D.C.
A METHOD OF DIAGNOSTIC TEST GENERATION
PROC SJCC, 1968, P 221-228
231. CARULLI, A.B. & PEARSON, D.C.
COMPUTER-AIDED DESIGN OF CONTROLLED IMPEDANCE CIRCUIT BOARDS.
DIGEST IEEE INT CCNV 1971, P 480-491
232. CARULLI, B.D.
A TAGPLAN METHOD FOR GENERATING TEST SEQUENCES.
PROG 51st HAWAII CCNF CN SYSTEM SCIENCES, JAN 1972, P 280-292.
233. CARULLI, B.D. & SMITH, F.W.
EVALUATION OF FAULT TOLERANT COMPUTING
ABERDEEN UNIV., DEPT AU-T-22, 46 PP., FEB 1972 ; (NTIS AD 739 522)
234. CARELLI, J.J.
EXAMINATION OF SEQUENTIAL CIRCUITS - A MODEL AND A METHOD
PHD Thesis, ILLINOIS INSTITUTE OF TECHNOLOGY, 1972, 107 P;
DISS ADVISOR, VOL 33, NO 8, P 3644B; UNIV MICROFILMS NO 73-3620;
SUP: B.P. MESSINGER AND G.A. FISHER.
235. CAUTIER, W.G. & BOURICLUS, W.G.
A SURVEY OF FAULT TOLERANT COMPUTER ARCHITECTURE AND ITS
EVALUATION
IEEE COMPUT., VOL 4, NO 1, P 9-16, 1971
236. CASE, P.W. ET AL
SCLIC LOGIC DESIGN AUTOMATION
IBW RFP1 NO 67-578-001, 1967
237. CASE, P.W.
AN OVERVIEW OF DESIGN AUTOMATION
5TH ANNUAL IEEE INT. COMPUTER SOCIETY CONF., BOSTON,
SEPTEMBER 22-24 1971, P 61-62
238. CASE, P.W.
AN OVERVIEW OF DESIGN AUTOMATION
DIGEST IEEE INT COMPUTER SOCIETY CCNF, BOSTON, SEPT 1971, P 61-62
239. CASE, P.W.
EVOLUTION OF DESIGN AUTOMATION
COMPUTER, VOL 5, NO 3, P 21-22, MAY/JUNE 1972
240. CASE, P.W. ET AL
SOLID LOGIC DESIGN AUTOMATION
IBM JOURNAL OF R & D, V 8, APRIL 1964, P 127-140
241. CASSELL, D.A.
INTRODUCTION TO COMPUTER-AIDED MANUFACTURING IN ELECTRONICS
WILEY, NEW YORK, 272 PP., 1972
242. CHAN, K.H.
ARTWORK PRODUCTION FOR MULTI-LAYER PRINTED CIRCUIT BOARDS BY
COMPUTER
COMPUTER AIDED DESIGN, VOL 2, NO 4, P 31-32, 1972
243. CHANG, H.Y.
AN ALGORITHM FOR SELECTING AN OPTIMUM SET OF DIAGNOSTIC TESTS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-14, P 766-771, OCT 1965
244. CHANG, H.Y.
A DISTINGUISHABILITY CRITERION FOR SELECTING EFFICIENT
DIAGNOSTIC TESTS
PROC SJCC 1968, P 529-534
245. CHANG, H.Y.
FIGURES OF MERIT FOR THE DIAGNOSTICS OF A DIGITAL SYSTEM
IEEE TRANS ON RELIABILITY, VOL 17, NO 3, P 147-153, SEPT 1968
246. CHANG, H.Y.
A METHOD FOR DIGITALLY SIMULATING SHORTED INPUT DIODE FAILURES
IEEE COMPUTER GROUP REPORT, P 68-69, 15 VP, 1668
247. CHANG, H.Y.
A METHOD FOR DIGITALLY SIMULATING SHORTED INPUT DIODE FAILURES
BSTJ, VOL 48, NO 6, JULY 1969, P 1557-1866
248. CHANG, H.Y. & DOKR, R.C. & ELLICOTT, A.A.
LOGIC SIMULATION AND FAULT ANALYSIS OF A SELF-CHECKING SWITCHING
PROCESSOR
PROC 9TH DAW, DALLAS, 1972, P 128-137
249. CHANG, H.Y. & MANNING, E.G. & MFITZIG, G.

FAULT DIAGNOSIS OF DIGITAL SYSTEMS

WILEY 1970, 159 PP.

250. CHANG, H.Y. & SCANLON, J.W.
DESIGN PRINCIPLES FOR PROCESSOR MAINTAINABILITY IN REAL TIME
PROC FJCC 1969, P 319-328
251. CHANG, H.Y. & THOMAS, W.
METHODS OF INTERFACING DIAGNOSTIC DATA FOR LOCATING FAULTS IN
DIGITAL MACHINES, J.S. & HALE, J.O. & LEVINE, H.O. &
WISEMAN, A.E.
ESTJ, VOL 46, P 289-317, FEB 1967
252. CHANG, L.C.
COMPUTER SYSTEMS DIAGNOSIS USING GRAPH THEORY
UNIV OF TEXAS, AUSTIN, MASERS THESIS, MAY 1970
253. CHANG, L.C.
SOME DIAGNOSTIC APPROACHES FOR COMPUTER SYSTEM DESIGN
PHD THESIS, UNIV OF TEXAS, AUSTIN, 1972, 102PP
SUPERVISOR C.V. RAMAMURTHY
DISS AUST, VOL 33, NC 9, P 4274B; UNIV MICROFILMS NO 73-7528.
254. CHANG, L.C. & RAMAMURTHY, C.V.
SOME DIAGNOSTIC APPROACHES FOR COMPUTER SYSTEMS DESIGN
UNIV OF TEXAS, AUSTIN, TECH REPT 133, AUG 1972 ; ALSO :
AFOSR-TR-72-1911
255. CHANG, S.J. & SU, S.Y.H. & BREUER, M.A.
DETECTION AND LOCATION OF MULTIPLE STUCK-TYPE FAILURES IN
SEQUENTIAL CIRCUITS
IEEE COMPUTER GROUP REPCBITC, R 72-223, 37 PP, 1972
256. CHAPMAN, J.S. & DICKLAND, C.E.
UTILIZATION OF A TIME SHARED CENTRAL DATA SYSTEM IN A
MANUFACTURING TEST ENVIRONMENT.
RECORD 'ECON', 1971, SESSION 18/1.
257. CHAPPELL, S.G. & YAU, S.S.
SIMULATION OF LARGE ASYNCHRONOUS LOGIC CIRCUITS USING AN
AMBIGUOUS STATE MODEL.
PROC FJCC, 1971, P651-661.
258. CHANEY, H.R. & PLATO, D.L.
EFFICIENT PARTITIONING OF COMPONENTS
PROC 5TH DAN, WASHINGTON, JULY 1968, P 16.1-16.21
259. CHEN, N.
UN ALGORITHM FOR RELIABLE POINTS
CALCGLO, VOL 5, NC 3-4, P 537-547, JULY 1968
260. CHEN, F.T.
A NEW APPROACH FOR THE MINIMIZATION OF TWO-LEVEL MULTIPLE-OUTPUT
NETWORKS
261. CHEN, F.T.L.
AN ALGORITHM FOR THE MINIMIZATION OF TWO-LEVEL MULTIPLE-OUTPUT
NETWORKS
PHD THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1970, 135 PP
DISS ABSTR VOL 31, NO 5, P 2620B ; UNIV MICROFILMS NO 72-29838
262. CHENEY, C.J. & ETHERTON, M. & HALE, J.O. & LEVINE, H.O. &
WISEMAN, A.E.
RAINBOW - AN INTEGRATED CAD SYSTEM
PRESENTED AT THE 8-TH DAW, ATLANTIC CITY, JUNE 1971
263. CHESAREK, D.J.
FAULT DETECTING EXPERIMENTS FOR SEQUENTIAL MACHINES
PHD THESIS, STANFORD UNIV, 1972, 157 PP, DEPT OF EL ENG;
DISS ABSTR VOL 33, NO 5, P 2071B ; UNIV MICROFILMS NO 72-30607
264. CHIA, D.K. & CHO, J.W. & HSIAO, M.Y. & PATEL, A.M.
ALGORITHM FOR GENERATING A COMPLETE MINIMUM SET OF TEST PATTERNS
FOR COMMUNICATIONAL CIRCUITS
IBM TECHNICAL DISCLOSURE BULLETIN, VOL 15, NO 10, P 3060-3063
MARCH 1973
265. CHIA, D.K. & HSIAO, M.Y.
A HAVING SEQUENCE ALGORITHM FOR FAULT DETECTION IN ASYNCHRONOUS
SEQUENTIAL CIRCUITS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, JUNE 1972, P 137-145
266. CHIANG, A.C.L. & REED, I.S. & BANES, A.V.
PATH SENSITIZATION, PARTIAL BOOLEAN DIFFERENCE AND AUTOMATED
FAULT DIAGNOSIS.
IEEE TRANS ON COMPUTERS, VOL C-21, NO 2, P 169-165, FEB 1972.
ALSO: IEEE COMPUTER GROUP REPCBITC, R71-75
267. CHO, J.W. & ACTHARI, P.N.
AUTOMATED TEST PATTERN GENERATION ALGORITHM USING BOOLEAN
DIFFERENCE TECHNIQUE FOR COMBINATIONAL LOGIC NETWORKS
IBM TECH DISCL BULL, VOL 15, NO 10, P 3014-3015, MARCH 1973
268. CHRISTIANSEN, D.
COMPUTER-AIDED DESIGN - PT 1 : THE MAN-MACHINE INTERFACE
ELECTRONICS VCL, NO 1, P 110, SEP 1966
269. CHU, W.W.
A MATHEMATICAL MODEL FOR DIAGNOSING SYSTEM FAILURES
IEEE TRANS ON ELECTRONIC COMPUTERS, VCL EC-16, NO 3, JUNE 1967,
P 327-331
270. CHU, W.W.
ADAPTIVE DIAGNOSIS OF FAULTY SYSTEMS
OPER RESRACH, VOL 16, P E15-927, SEPT-OCT 1968

271. CHU, Y.
AN ALGOL-LIKE COMPUTER DESIGN LANGUAGE
CACM, VOL 8, NO 10, P 607-615, OCT 1965
272. CHU, Y.
COMPUTER LANGUAGE FOR DESIGN AUTOMATION OF DIGITAL COMPUTERS
UNIVERSITY OF MARYLAND, COMPUTER SCIENCE CENTER, REPT TR 69-86
MARCH 1968; CFSII N69-22155
273. CHU, Y.
CDL DESCRIPTION OF A MEMORY BUFFER
UNIV OF MARYLAND COMPUTING CENTER, REPT TR-70-126, 1970
274. CHU, Y.
INTRODUCTION TO COMPUTER ORGANIZATION
PRENTICE HALL 1972
275. CHU, Y.
INTRODUCING THE COMPUTER DESIGN LANGUAGE.
DIGEST IEE COMPUTER SOCIETY CONF., SEPT 1972, P 215-218.
276. CHU, Y.
COMPUTER ORGANISATION AND MICROPROGRAMMING
PRENTICE HALL 1972
277. CHUNG, S. H. & ROH, P. H.
ALGORITHMS FOR TESTING THE PLANARITY OF A GRAPH
PROC 13TH MIDWEST SYMPOSIUM ON CIRCUIT THEORY, 1970,
SESSION VII-4
278. CLARK, W. I.
A TECHNIQUE FOR IMPROVING WIREABILITY IN AUTOMATED CIRCUIT CARD
PLACEMENTS.
EAST CONSTRUCTION, SANTA MONICA, CA, REPT P-4049, AUG 1969, 15 PP.
CLEARINGHOUSE AD 681-637
279. CLEGG, F. W.
ALGEBRAIC PROPERTIES OF FAULTS IN LOGIC NETWORKS
PHD THESIS, STANFORD UNIV, DEPT OF EL ENG, 1970, 184 PP;
DISS ABST VOL 31, NO 8, P 4678B; UNIV MICROFILMS NO 71-2745
280. CLEGG, F. W.
THE SPONGE - A NEW TECHNIQUE FOR ANALYZING THE EFFECTS OF FAULTS
IN LOGIC NETWORKS.
TECH REP T 11, DIGITAL SYSTEMS LAB, STANFORD UNIV, 1970
(REPT SU-SEL-70-073), ALSO: IEE COMPUTER GROUP REPOSITORY, R71-105
281. CLEGG, F. W.
USE OF SPONGES FOR FAULTY LOGIC NETWORK ANALYSIS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, JUNE 1972, P 143-147
282. CLEGG, F. W.
USE OF SPONGES IN THE ANALYSIS OF FAULTY LOGIC NETWORKS.
283. CLEGG, F. W. & MCCLOSKEY, E. J.
ALGEBRAIC PROPERTIES OF FAULTS IN LOGIC NETWORKS.
TECH REP T NO 4, DIGITAL SYSTEMS LAB, STANFORD UNIV, MARCH 1970
(REPT SU-SEL-69-076), (NTIS AD 706 738)
ALSO: IEE COMPUTER GROUP REPOSITORY, R71-106, 145 P
284. CLEGG, F. W. & MCCLOSKEY, E. J.
THE ALGEBRAIC APPROACH TO FAULTY LOGIC NETWORKS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 44-45
285. COBBAN, A. S. FRIDSHAL, R. & NORTH, J. H.
A STATISTICAL STUDY OF THE MINIMIZATION OF BOOLEAN FUNCTIONS
USING INTEGER PROGRAMMING
IBM ALS REPT RC 7556, JUNE 1962
286. COCKAYNE, E. J.
ON THE STEINER PROBLEM
CANAD. MATH BULL., VOL 10, P 431-450, 1967
287. COCKAYNE, E. J.
COMPUTATION OF MINIMAL LENGTH FULL STEINER TREES ON THE VERTICES
OF A CONVEX POLYGON
U OF VICTORIA, BC, CANADA, DEPT OF MATH, REPT 14, 1963
288. COCKAYNE, E. J.
ON THE EFFICIENCY OF THE ALGORITHM FOR STEINER MINIMAL TREES
SIAM, J. OF APPL. MATH., VOL 16, P 153-159, 1970
289. COHEN, D. J.
COMPUTER BASED FAULT ANALYSIS OF DIGITAL SYSTEMS
RESEARCH REPT CSRR-202C, UNIV OF WATERLOO, DEPT OF APPLIED
ANALYSIS AND COMPUTER SCIENCE, 1970 (PH D THESIS)
290. COHEN, D. J. & MANNING, E. G.
FAULT SIMULATOR FOR RESEARCH APPLICATIONS
UNIV OF WATERLOO, DEPT OF AA & CS, RES. REPT CSRR-2012, 1969
ALSO: IEE COMPUTER SOCIETY REPOSITORY, R69-142.
291. COHEN, D. J. & MANNING, E. G.
PROGRAMS POUR FACILITER LA CONCEPTION DE CIRCUITS INTEGRÉS
A GRANDE ÉCHELLE.
CCNF SUR LA MICROÉLECTRONIQUE AVANCÉE, PARIS 1970.
292. COHN, M. & CITO, G.
DESIGNING WITH COMPUTERS
SPEKTR ENGINEERING REV., VOL 19, NO 4, P 44-48 + 1966
293. COHN, M. & CITO, G.
DESIGN OF ADAPTIVE PROCEDURES FOR FAULT DETECTION AND ISOLATION
IEEE TRANS ON RELIABILITY, VOL R-20, NO 1, P 7-10, FEB 1971

294. COGLE, C.D. & CRENSER, D.W.
USING THE COMPUTER TO MAKE MASKS
SYM OF ENGINEERING COMPUTER APPLICATIONS IN DESIGN AND
MANUFACTURE, WESTERN ELECTRIC, READING, PA, APRIL 1968, PAPER
NO. 27
295. COLE, F.B.
AUTOMATIC GENERATION OF FUNCTIONAL LOGIC TEST PROGRAMS THROUGH
SIMULATION
PROG 71H DAY, SAN FRANCISCO, JUNE 1970, P 116-127
296. COMMUNICATIONS SYSTEMS INC
CONFIDENCE AND CAPACITY COMPUTER PROGRAM WITH CIRCUIT AND
EXECUTING LOGIC
COMM SYSTEMS INC., PARAMUS, NJ, JULY 1965 (CFSTI AD469 378)
297. CONNEK, Nat.
NASA MASTERS I
US ARMY, EARRY DIAMOND LABS, REPT HDL-TK-1582, JAN 1972, 32 PP
298. CONNELL, R.W. & JOHNSON, B.W. & MAXWELL, W.I.
SCHE PROBLEMS OF DIGITAL SYSTEMS SIMULATION
MANAGEMENT SCIENCE, VOL 6, NO 1, P 92-110, 1959
299. CONCA, J.S.
PRINTED CIRCUIT DESIGN AND DRAFTING
TADD INSTITUTE, CAMBRIDGE, MASS., 1967
300. CONK, P.W. & DUGNAH, W.E. & LEMKE, G.A. & BRENNAN, A.E.
AUTOMATIC ARTWORK GENERATION FOR LARGE SCALE INTEGRATION
IEE JOURNAL OF SOLID STATE CIRCUITS, VOL SC2, NO 4, P 190-196
DECEMBER 1971
301. CONNELL, S.C.F.
PRINTED CIRCUITS HANDBOOK
MCGRAW HILL 1967
302. CONNELL, S.A.
AN OUTLINE OF THE REQUIREMENTS FOR A COMPUTER-AIDED DESIGN SYSTEM
PKCC SOC 1963, P 299-304
303. COOPER, J. & BRONK, J.
AUTOMATED PARTITIONING AND PLACEMENT IN THE WRAP SYSTEM
PROG NEPCON, JAN 1968, P 85-93
304. COOPER, J.F.
MONTE CARLO POSITIONING OF CONNECTED ELEMENTS ON A CARRIER
IBM REPT 04-520-C05, JUNE 1964
305. COOPER, L.
HEURISTIC METHODS FOR LOCATION-ALLOCATION PROBLEMS
SIAM REVIEW, VOL 6, NC 1, P J7-53, JAN 1964
306. CORK, R.C.
AUTOMATIC TEST VECTOR GENERATION
MASTER'S REPT, DEPT OF INDUSTRIAL ENG, ARIZONA STATE UNIV,
FEB 1972
307. CORK, R.C. & SALTMAN, CH.
AN INFORMATION-FEEDBACK TEST VECTOR GENERATION SCHEME
DIGEST IEEE COMPUTER SOCIETY CONFERENCE, SEPT 1972, P 235-238
308. CORNAN, D. & BURNS, J.G.
A COMPARISON OF DIGITAL SIMULATION AND PHYSICAL FAULT INSERTION
IN DIAGNOSTIC TEST DEVELOPMENT
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, NEWTON, MASS.,
JUNE 1972, P 42-46
309. CORREIA, M. & COSSMAN, D. & LUZZOLU, F. & SMITH, T.
MINIMIZING THE PROBLEM OF LOGIC TESTING BY THE INTERACTION OF A
DESIGN GROUP WITH USEK-CLIENTED FACILITIES
PROC 7TH DAY, SAN FRANCISCO, JUNE 1970, P 102-107
310. CORREIA, M. & DAUERNHOF, R.L.
THE USE OF ENGINEERING DOCUMENTATION IN SUPPORT OF A HIGH
DENSITY LOGIC TEST SYSTEM
PROC 5TH DAY, WASHINGTON, JULY 1968, P 1.1-1.11
311. COUCH, W.R.
COMPUTER DESIGN
CH 15 OF : C.H. BAUER, HANDBOOK OF ELECTRONIC CIRCUIT
PACKAGING, MC GRAY HILL, 1969
312. COURTH-HAMPTON, D.
AN INDUSTRIAL GRAPHICAL DESIGN AIDS SYSTEM
PROC 2ND MAN-COMPUTER COMMUNICATIONS SEMINAR, NATIONAL RESEARCH
COUNCIL OF CANADA, OTTAWA, MAY 1971
313. COWAN, R.J.
TIME-SHADED COMPUTER-AIDED DESIGN WITH DIGITAL PLICITERS
PROC 6TH DAY, MIAMI BEACH, JUNE 1969, P 355-
314. CRALL, R.F.
IDDA - INTERACTIVE COMPUTER ASSISTANCE FOR CREATIVE DIGITAL
DESIGN
PHD THESIS, UNIV OF MISSOURI, ROLLA, 1970, 70 PP ; DISS AESTR
VOL 32, NO 3, P 1561B ; UNIV MICROFILMS NO 71-22356
315. CRALL, R.F. & TRACY, J.H.
IDDA- INTERACTIVE COMPUTER ASSISTANCE FOR CREATIVE DIGITAL
DESIGN
PROC NIC, DEC 11-70, P 83-94
316. CRAY, E.P. & KISCH, K.N.
A PROGRAM FOR COMPUTER APPLICATIONS IN COMPUTER DESIGN
PROC NJCC, 1956, P 82-85

317. CATCHER, D.L.
LAYOUT AND MASK GENERATION FOR LSI.
IEEF INT CONV, MARCH 1967, P 62-70
318. CROCKER, R. & MCGUFFIN, R.W. & NAYLOR, R.
COMPUTER-AIDED PLACEMENT FOR HIGH DENSITY CHIP INTERCONNECTION
SYSTEMS
ELECTRONICS LETTERS, VOL 8, NO 20, P 503-504, OCT 1972
319. CRICCI, F.D. & AL
COMPUTER-AIDED SYSTEM DESIGN
IBM LCS GATOS, REPT 16-196, 1970
320. CRACHT, L.D. & AL
COMPUTER-AIDED SYSTEM DESIGN
PKCC FGRC 1970, P 287-296
321. CAGLAFLD, L.E. & MALLEY, V.A. & CANNELL, P.E.
PROCEDURES FOR THE PLACEMENT AND INTERCONNECTION OF IC'S
IN DIGITAL SYSTEMS
IEE CONF ON COMPUTER TECHNOLOGY, UNIV OF MANCHESTER, JULY 1967,
P 1-8, IFL CCNF PUBL NC 32
322. CACOL, R.J. & BLYTHIN, J.
A COMPUTER CONTROLLED TESTER FOR LOGIC NETWORKS AND A METHOD FOR
SYNTHESIZING TEST PATTERNS
PROC JOINT CONF ON AUTOMATIC TEST SYSTEMS, APRIL 1970, P 187-200,
JERE CCNF PUBL NC 17
323. CEGSETI, I. & KOUAILLES, N.
ETUDE DE NOUVEAUX PROCEDES D'INTERCONNECTIONS MULTICOUCHES POUR
CIRCUIT INTEGRÉS (FRENCH - STUDY OF NEW METHODS FOR MULTI-LAYER
INTERCONNECTIONS OF INTEGRATED CIRCUITS)
REVUE TECHNIQUE TRIMSCN-CSEF, VOL 2, NO 3, SEPT 1970, P 497-511.
324. CKOLFI, T.H.
COMPUTERS AS AN AID TO THE DESIGN AND MANUFACTURE OF SYSTEMS
IEEF INT CCNF RECORD, 1963, VOL 11, PT 4, P 47-51
325. CSEKHAMNI, N. & LOWENSCHUSS, O. & SCHEFF, B.
EFFICIENT PARTITIONING FOR THE BATCH FABRICATED FOURTH GENERATION
COMPUTER
PROC FGRC, 1968, P 857-865
326. CULLYER, B.J. & JONES, S.L. & STOCKTON, A.P. & GUSCOTT, A.P.
AUTOMATIC FORMATION OF TRIAL LAYOUTS OF THIN FILM MICROSTRUCTURES.
PKCC INT CCNF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 97-113,
IEE CCNF PUBL NO 51
327. CULLYER, B.J. & TUBBS, S.
COMPUTER-AIDED LAYOUT OF MICROCIRCUITS
SIGNALS & ESTABLISHMENT, SEPT 1968, REPT SRDE 68014
CFSTI AL 680-981 & N6C-18691
328. CULLYER, B.J. & TUBBS, S. & STOCKTON, A.P. & GUSCOTT, A.P.
AUTOMATIC FORMATION OF TRIAL LAYOUTS OF THIN-FILM MICROSTRUCTURES.
SIGNALS & ESTABLISHMENT, OCT 1968, REPT SRDE 68027
329. CUTLER, A.B.
COMPUTER DESIGN OF INTEGRATED NPN TRANSISTORS
MASTER'S THESIS, ARIZONA STATE UNIV, SLR 1569
330. DAMHIT, J.J.
INHEDING OF A GRAPH INTO A PLANE
LATVIAN MATHEMATICAL YEARBOOK, VOL 2, 1806, P 79-93
MATHEMATICAL REVIEWS, VOL 34, P 1242.
331. DAMMKOELFER, K.A.
A MACROMODULAR SYSTEMS SIMULATOR (MS2)
PROG SJCC, 1967, P 371-376
332. DANDAPANI, R.
DERIVATION OF MINIMAL TEST SETS FOR MONOTONIC LOGIC CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-22, NO 7, P 657-661, JULY 1973
333. DANDAPANI, R. & RADDU, S.M. & ROBINSON, J.P.
TESTABLE DESIGN OF LOGIC NETWORKS
IEEE COMPUTER GROUP REPOSITORY, NO R71-6J, 1971
334. DANIELSON, G.H.
APPLICATIONS OF LINEAR GRAPH THEORY TO AUTOMATED NETWORKS LAYOUT
PHD THESIS, SYRACUSE UNIV, 1969, 125 PP; DISS ABSTR VOL 30,
NO 12, P 5454B; UNIV MICROFILMS NO 70-10334
KEPT R60FLST3, GENERAL ELECTRIC CO, ELECTRONICS LAB, SYRACUSE
335. DARRINGER, J.A.
A LANGUAGE FOR THE DESCRIPTION OF DIGITAL COMPUTER PROCESSORS
PROC 5TH DAW, WASHINGTON, JULY 1968, P 15-1-15-18
336. DARRINGER, J.A.
THE DESIGN, SIMULATION AND AUTOMATIC IMPLEMENTATION OF DIGITAL
COMPUTER PROCESSORS
PHD THESIS, DEPT OF COMPUTER SCIENCE, CARNegie MELLON UNIV,
MAY 1968, JJ3 P
DISS ABSTR, VOL 30, NC 5, P 2169B; UNIV MICROFILMS, NO 69-19338
337. DAS, P.
FAULT DETECTION EXPERIMENTS ON STRUCTURALLY DECOMPOSABLE
SEQUENTIAL MACHINES
PHD THESIS, CLARKSON COLLEGE OF TECHNOLOGY, 1973, 97 PP;
SUP : D.L. FARMER; DISS ABSTR, VOL 34, NO 1, P 173B;
UNIV MICROFILMS, NO 73-14850
338. DAVID & FANTINO
OUTILS POUR LE DECOUPE EN MODULE • L'IMPLANTATION ET LA
DOCUMENTATION AUTOMATIQUE DE MACHINES DIGITALES DECrites EN

CASSANDRE
INTERNAL REPORT, ENSIMAG, UNIV DE GRENOBLE, 1973

339. DAVIDSON,F.S.
AN ALGORITHM FOR HAND DECOMPOSITION OF COMBINATORIAL SWITCHING FUNCTIONS
PHD Thesis, UNIV OF ILLINOIS, 1968, 242 PP ; DISS ABSTR VOL 29, NO 7, P 2431E ; UNIV MICROFILMS NO 69-1329
ALSC: REPT R-382, CGORD SCIFNE LAB, UNIV OF ILLINOIS, JUNE 1968
340. DAVIDSON,E.S. & METZEL,G.
MODULE COMPLEXITY AND NAND NETWORK DESIGN ALGORITHMS
PROC 6TH ALLERTON CCNF ON CIRCUIT AND SYSTEM THEORY, P 538-548, CCT 1968
341. DAVIS,R.F.
FAULT TESTING IN COMBINATORIAL AND SEQUENTIAL TREE CIRCUITS
PHD Thesis, WASHINGTON STATE UNIV, 1972, 219 PP, SUP K.C. WANG
DISS ABSTR VOL 32, NO 12, P 6970B ; UNIV MICROFILMS NO 72-18511
342. DAVIS,K.F. & WANG,K.C.
FAULT TESTING IN COMBINATORIAL AND SEQUENTIAL TREE CIRCUITS
PROC 1972 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 282-292
343. DAWSON,D.K. & MAGNUSON,W.G.JN & KUG,F.F.
COMPUTER-AIDED DESIGN OF ELECTRONIC CIRCUITS - A USES VIEWPOINT
PROC IEEE, VOL 55, PP 1946-1956, NOVEMBER 1967
344. DECRAE,C.A. & DECRAE,L.N.
TOWARD A COMPLETELY AUTOMATIC LAYOUT
UNIV OF VIRGINIA, RES. LABS FOR ENGINEERING SCIENCES
REPT EE-3390-101-7C U, 57PP, SEPTEMBER 1970 , CFSTI AD 723-064
345. DECRAE,A.L. & JOHNSON,E.T.
LISA, A PROGRAM FOR LINEAR SYSTEMS ANALYSIS.
PROG WSCCN 1966, SESSION 1/2
346. DEFRAFNFSQ,H.I. & LACROSSE,J.R.
AUTOMATED LOGICAL DESIGN
RECORD IEEE INT CCNV, MARCH 1963, VOL 11, PT 4, P 94-101
347. DELHAAN,P.R.
THE BELL TELEPHONE LABORATORIES AUTOMATIC GRAPHIC SCHEMATIC DRAWING PROGRAM
PROC 3RD DAW, MAY 1966, P 1-25
348. DELAQUAIZE,P.
AUTOMATISATION DE L'IMPLANTATION ET DU TRACE DE CIRCUITS IMPRIMÉS
(FR)CGRAVING FOR COMPUTER-AIDED DESIGN OF PRINTED CIRCUITS).
COMPUTATION ET ELECTRONIQUE, NO 37, P 102-108, APRIL 1972
349. DENOCRON,G. & MALGRANGE,Y. & PERTUISSET,R.
GRAPHES PLANAIRES : RECOGNISANCE ET CONSTRUCTION DE REPRE-
- SENTATIONS PLANAIRES TOPOLOGIQUES
REVUE FRANCAISE DE RECHERCHE OPERATIONNELLE, VOL 8, NO 3, P33-47,
1964
350. DENIL,N.J.
A LANGUAGE AND A MODEL FOR COMPUTER-AIDED DESIGN
PROC 21ST ACM NATIONAL MEETING, 1966, P 527-535
351. DENNIS,M.G.
THE LAYOUT PROBLEM FOR GRAPHS
REPT ESD-TR-71-344 (ALPA ORDER # 052), AUGUST 1971
352. DENT,J.J.
DIAGNOSTIC ENGINEERING REQUIREMENTS
PROC SICC 1968, P 503-507
353. DENT,J.J.
TESTING AND DIAGNOSING - A PRACTITIONER'S POINT OF VIEW
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, MARCH 1971, P 53-55
354. DEO,N.
AN EXTENSIVE ENGLISH LANGUAGE BIBLIOGRAPHY ON GRAPH THEORY
AND ITS APPLICATIONS.
CALIFORNIA INSTITUTE OF TECHNOLOGY, TECHNICAL REP'T 32-1413,
80 P, OCTOBER 1966
355. DEPARTMENT OF DEFENSE (USA)
GRAPHIC SYMBOLS FOR LOGIC DIAGRAMS
MILITARY STANDARD MIL-STD-8C6B, FEB 1962
356. DEPOLIGNAC
UTILISATION DU LANGUAGE CASSANDRE POUR LA CONCEPTION DES
MACHINES MICROPROGRAMMÉES
THESIS, UNIV DE GRENOBLE, 1973
357. DERTOUZOS,M.L.
AN INTRODUCTION TO CN-LINE CIRCUIT DESIGN
PROC IEEE, VOL 55, P 1961-1971, NOVEMBER 1967
358. DERTOUZOS,M.L.
COMPUTER-AIDED ELECTRONIC CIRCUIT DESIGN
MIT, ELECTRONIC SYSTEMS LAB, REPT ESL-FR-436 , NOV 1670, 71PP
CFSTI N71-25806 E AL 714-845
359. DERTOUZOS,M.L. & JESSEL,G.P. & STEIGER,J.K.
CIRCAL-2 : GENERAL PURPOSE CN-LINE CIRCUIT DESIGN
PROC IEEE, VOL 60, NO 1, P 39-48, JANUARY 1972
360. DERTOUZOS,M.L. & STINGER,J.K.
CIRCAL-2 A GENERAL PURPOSE CN-LINE CIRCUIT DESIGN PROGRAM
USER'S MANUAL
MIT REPT ESL-R-381, MAY 1969, 75 PP ; CFSTI N70-23656

361. DERTOURAS, M.L. & THERIANC, C.W.
CIRCUIT-ON-LINE ANALYSIS OF ELECTRONIC NETWORKS
MIT-ESL, REPT ESL-248, OCT 1965
362. DEVANTY, M.J.
FAULT DIAGNOSIS AND SELF-REPAIR IN OPERATIONAL SYNCHRONOUS DIGITAL SYSTEMS
PHD THESIS, UNIV OF MISSOURI, COLUMBIA, 1971, 249 PP; SUP:
G.V. LACOURG G. VALLAGC ; DISS ABSTR VCL 32, NO 5, P 2702B; UNIV MICROFILMS NO 71-30641
363. DIEPHUIS, R.J.
FAULT ANALYSIS FOR COMBINATIONAL LOGIC NETWORKS
PHD THESIS, MIT, DEPT OF EE ENG, SEPT 1969
364. DIERICK, P. & LAVIE, R. & MARTIN, J.C.
TRAITE AUTOMATIQUE DE MASQUES DE CIRCUITS INTEGRES HYBRIDES
ONDE ELECTRIQUE, VCL 46, NO 1, P 98-103, JAN 1969
365. DILTMAYER, D.L.
AUTOMATED NAND NETWORK SYNTHESIS
COMPUTER DESIGN, VOL 10, NO 3, P 53-58, MARCH 1971
366. DILTMAYER, D.L. & SCHNEIDER, P.R.
A COMPUTER-ORIENTED FACTURING ALGORITHM FOR NOR LOGIC DESIGN
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-14, NO 6, P 868-874,
DEC 1965
367. DILTMAYER, D.L. & SCHNEIDER, P.R.
ALGS FOR LOGIC DESIGN ALGORITHM DEVELOPMENT
IEEE TRANS ON EDUCATION, VOL E-10, P 127-131, SEPT 1967
368. DILTMAYER, D.L. & SCHNEIDER, P.R.
IDENTIFICATION OF SYMMETRY, REDUNDANCY AND EQUIVALENCE OF
BCCLEAN FUNCTIONS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 804-817, DEC 1967
369. DILTMAYER, D.L. & SU, Y.W.
LOGIC DESIGN AUTOMATION OF FAN-IN NAND NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-18, NO 1, P 11-22, JAN 1969
ALSO : IELF COMPUTER GROUP REPCSTION, R 68-44, 38 PP
370. DIRECTION, S.H.
AUTOMATED NETWORK DESIGN : PRINCIPLES AND TECHNIQUES
PHD THESIS, UNIV OF CALIFORNIA, BERKELEY, 1968, 276 PP;
DISS ABSTR VOL 29, NO 12, P 4652B ; UNIV MICROFILMS NO 69-10279
371. DONATH, W.F.
STATISTICAL PROPERTIES OF THE PLACEMENT OF A GRAPH
J SIAM APPL MATH, VOL 16, NO 2, P 439-457, MARCH 1968
372. DONATH, W.F.
ALGORITHM AND AVERAGE-VALUE BOUNDS FOR THE ASSIGNMENT PROBLEM
ALGORITHM AND AVERAGE-VALUE BOUNDS FOR THE ASSIGNMENT PROBLEM
- IBM J OF RESEARCH AND DEVELOPMENT, VOL 13, NO 4, P 380-386, 1969
373. DONATH, W.F. & HITCHCOCK, W.B.
PATH LENGTHS IN COMBINATIONAL COMPUTER LOGIC GRAPHS
IEEE COMPUTER GROUP REPOSITORY, R 71-71, 27 PP
374. DONATH, W.F. & BOFFMAN, A.J.
ALGORITHMS FOR PARTITIONING OF GRAPHS AND COMPUTER LOGIC,
BASED ON EIGENVECTORS OF CONNECTION MATRICES
IBM TECH DISCL BULL, VCL 15, NC 3, P 938-944, JULY 1972
375. DU, M.W.
MULTIPLE FAULT DETECTION IN COMBINATIONAL CIRCUITS
PHD THESIS, DEPT OF COMPUTER SCIENCE, JOHN HOPKINS UNIV, 1972
376. DU, M.W.
A WAY TO FIND A LOWER BOUND FOR THE MINIMAL SOLUTION OF
THE COVERING PROBLEM
IEEE TRANS ON COMPUTERS, VOL C-21, NO 3, P 317-318, MARCH 1972
377. DU, M.W. & WEISS, C.D.
CIRCUIT STRUCTURE AND SWITCHING FUNCTION VERIFICATION
PROC 9TH ALLERTON CCNF ON CIRCUIT AND SYSTEM THEORY, P 122-130,
OCT 1971
378. DU, M.W. & WEISS, C.D.
MULTIPLE FAULT DETECTION IN COMBINATIONAL CIRCUITS: ALGORITHMS
AND EXPERIMENTAL RESULTS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, P 120-125, JUNE 1972
379. DU, M.W. & WEISS, C.D.
CIRCUIT STRUCTURE AND SWITCHING FUNCTION VERIFICATION
IEEE TRANS ON COMPUTERS, VOL C-22, NO 6, P 618-625,
ALSO IEEE COMPUTER GROUP REPCSTION R72-24, 9 PP
380. DU, M.W. & WEISS, C.D.
MULTIPLE FAULT DETECTION IN COMBINATIONAL CIRCUITS : ALGORITHMS
AND COMPUTATIONAL RESULTS
IEEE TRANS ON COMPUTERS, VOL C-22, NO 3, P 235-244, MARCH 1973
381. DUBBS, L.W. & PARSONS, K.L. & PETERSEN, J.F.
A MICROPROGRAM DESIGN SYSTEM TRANSLATEK
DIGEST IEEE COMPUTER SOCIETY CCNF, SEPT 1972, P 95-98
382. DUGGAL, K. & HOLLAND, T. & LEVIN, H. & WESSINGER, H. & ZHNM, M.
A COMPARISON OF NEW AND EXISTING PLACEMENT ALGORITHMS FOR AUTO
PRINT CIRCUIT BOARD LAYOUT
PROC NEC, 1969
383. DUIJVESTIJN, A.J.W.
AN ALGORITHM THAT INVESTIGATES THE PLANARITY OF A NETWORK
COMPUTERS IN MATHEMATICAL RESEARCH, CHURCHHOUSE AND HETZ EDS.,
AMSTERDAM, NORTH-HOLLAND, PP 68-83, 1966

384. DULIKA, K.A. & PUTZCLU, G.E. & ROTH, J.P.
AN ALGORITHM AND A PROGRAM FOR GENERATION OF TEST PATTERNS FOR
SEQUENTIAL CIRCUITS
IBM RES. REPT. RC2639, CCTI 1969
385. DULEY, J.R. & SCHNEIDERMAN, D.D. & WILSON, T.I.
MICROLINE COMPUTER DESIGN THROUGH MULTILEVEL DIGITAL SIMULATION
IN A TICL DISC TUTOR, VOL 13, NO 5, P 1321-1322, OCT 1970
386. DULEY, J.R.
DIL - A DIGITAL SYSTEM DESIGN TRANSLATOR
Ph.D. THESIS, UNIV OF WISCONSIN, 1967, 221 P, SUP D.L. DIETMEYER
DISS. AUSTRI VOL 28, NO 8, P 32829 : UNIV MICROFILMS NO 67-12116
387. DULY, J.R.
AN IMPLEMENTATION OF THE DIGITAL SYSTEM DESIGN LANGUAGE
IEEE COMPUTER GROUP REPOSITORY, R 69-147, 35 PP, 1969
388. DULY, J.R. & DIETMEYER, D.L.
A DIGITAL SYSTEM DESIGN LANGUAGE (DDL)
IEEE TRANS ON COMPUTERS, VOL C-17, NO 9, P 850-860, SEP 1968
389. DULY, J.R. & DIETMEYER, D.L.
TRANSLATION OF A DDL DIGITAL SYSTEM SPECIFICATION TO
EQUATION EQUATIONS
IEEE TRANS ON COMPUTERS, VOL 18, NO 4, P 305-313, 1969
ALSO: IEEE COMPUTER GROUP REPOSITORY, R 68-202, 30 P
390. DUMAGE, A.P. & MENDELSOHN, N.S.
REMARKS ON SOLUTION OF THE OPTIMAL ASSIGNMENT PROBLEM
J SIAM, P 1103-1105, 1963
391. DUMANIAN, J.
DESIGN PROGRAM AVAILABILITY
ELECTRONICS DESIGN, VOL 14, NO 23, PP 76-80, OCTOBER 1966
392. DUMANIAN, J. & HAFF, W.W.
STATUS REPORT ON CURRENTLY AVAILABLE COMPUTER PROGRAMS
NASA RTPL ERIC/CND 66-683
PROC SY4P ON CIRCUIT DESIGN BY COMPUTER, NEW YORK UNIV, 1967
393. DUNCAN, F.G. & ZISSACKS, D.
DESIGN OF ASYNCHRONOUS MULTILEVEL SEQUENTIAL CIRCUITS
PROC IEE, VOL 119, NO 2, P 133-137, FEB 1972
394. DUNCAN, F.G. & GRIFFITHS, C. & SCOTT, G. & WILLIAMS, D.
GRAPPLE - AN INTERACTIVE COMPUTER GRAPHICS LANGUAGE
TELETRONICS CHILL, NORWICH RESEARCH - CANADA, VOL 3, NO 2, P 47-54,
SUMMER 1973
395. DUNN, B. & FRIDSHAL, D. & FRIDSHAL, N. & NORTH, J.H.
DESIGN BY NATURAL SELECTION
IBM RES. REPT. RC476, JUNE 1961
396. DUNHAM, B. & FKIEDDENG, P.M. & NORTH, J.H.
A CASE STUDY IN DESIGN AUTOMATION
IBM RESEARCH REPT. RC 3151, NOV 1970
397. DUNN, W.R. & CHAN, S.P.
AN ALGORITHM FOR TESTING THE PLANARITY OF A GRAPH
IEE TRANS ON CIRCUIT THEORY, VOL CT-16, NO 2, P 166-168
JUNE 1968
398. DONNE, G.V.
THE DESIGN OF PRINTED CIRCUIT LAYOUTS BY COMPUTER
PROC 3RD AUSTRALIAN COMPUTER CONF., CANBERRA, P 410-423, MAY 1966
399. DONNE, W.L.
GRAPHIC APPLICATIONS SUBROUTINE PACKAGE
PROC 5-TH DAW, WASHINGTON, JULY 1968, P 25-1-25-29 , 1968
400. DZHOUW, S.R.
A HEURISTIC SEARCH METHODOLOGY FOR THE PLACEMENT OF IC COMPONENTS
ON A TWO-DIMENSIONAL MATRIX GRID.
PROC 13TH MIDWEST SYM ON CIRCUIT THEORY, 1970, SESSION 11-5, SP
401. EAGLE, T.C.
COMPUTER VERIFICATION OF LOGIC DESIGN OF DIGITAL SYSTEMS
SYMPOSIUM OF ENGINEERING COMPUTER APPLICATIONS IN DESIGN
AND MANUFACTURE, WESTERN ELECTRIC, READING, PA, APRIL 1968,
PAPER NO 3
402. EBERTIN, M.A.
LARGE SCALE DESIGN OF MOS INTEGRATED CIRCUITS USING COMPUTERS
(IN FRENCH)
ONDE ELECTRIQUE, VOL 50, NO 9, P 737-745, OCT 1970
403. EBERTIN, M.A.
THE DESIGN OF MOS/LSI THROUGH THE USE OF COMPUTER-AIDED DESIGN
TECHNIQUES
PROC CONF SUR LA MICROELECTRONIQUE AVANCEE, PARIS 1970,
EDITIONS CHIRION, P 1118-1127
404. EDWARDS, C.H.
ALGORITHM APPLICABLE TO LOGIC CIRCUIT SYNTHESIS
ELECTRONICS LETTERS, VOL 8, NO 17, P 442-444, AUG 1972
405. EICHELBURGER, R.D.
HAZARD DETECTION IN COMBINATIONAL AND SEQUENTIAL SWITCHING CIRCUITS
IBM J. OF RESEARCH AND DEVELOPMENT, VOL 3, NO 2, P 90-99, MARCH 1965
406. ELDRED, R.D.
TEST ROUTINES BASED ON SYMBOLIC LOGIC STATEMENTS
JACM, VOL 6, NO 1, P 33-36, 1959
407. ELMON, J.M. & GUENTHER, P.G.
AUTOMATIC FAULT ISOLATION FOR DIGITAL ASSEMBLIES

- LEN TECH DISCLOSURE BULLETIN, VOL 14, NO 12, P 3767-3770, MAY 1970
409. EWING, A.C. & ROTH, J.P. & WAGNER, E.G.
DESIGN DATA BASE CONFIGURATION CONTROL
PROC 10TH DAIR, PCETLAND, JUNE 1973, P 274-281
409. ENGL, W.L. & MLYNSKI, D.A.
A GRAPH THEORETICAL LAYOUT PROCEDURE FOR INTEGRATED CIRCUITS
INT SIMP ON CIRCUIT THEORY 1969, DIGEST P 37-39
410. ENGL, W.L. & MLYNSKI, D.A.
TOPLOGICAL SYNTHESIS PROCEDURE FOR CIRCUIT INTEGRATION
ISSCC 69 - DIGEST OF TECHNICAL PAPERS, P 136-139
411. ENGL, W.L. & MLYNSKI, D.A.
AN ALGORITHM FOR ENHANCING GRAPHS IN THE PLANE WITH CERTAIN
CONSTRAINTS
IEEE TRANS. ON CIRCUIT THEORY, MAY 1970, P 250-252
412. ENGL, W.L. & MLYNSKI, D.A.
WENGINTHEORIE FÜR ALGEBRAISCHE VERÄLTLICHER GRAPHEN
ARCHIV FÜR ELEKTROTECHNIK, VOL 54, NO 5, 1972, P 278-284
413. ENGL, W.L. & MLYNSKI, D.A.
DIE LÖSUNG DES PROBLEMS DER TOPOLOGISCHEN SCHALTUNGSSINTEGRATION
ARCHIV FÜR ELECTRTECHNIK, VOL 54, P 325-336, 1972
414. ENGL, W.L. & MLYNSKI, D.A.
DIE SCHALTUNGSSINTEGRATION ALS GRAPENTHEORETISCHES SYNTHESEPROBLEM
ARCHIV FÜR ELEKTROTECHNIK, VOL 54, P 315-324, 1972
415. ENGL, W.L. & MLYNSKI, D.A.
TOPLOGICAL THEORY OF INTEGRATED CIRCUITS
PRIVATE COMMUNICATION, 10 PP, 1972
416. EFLY, U.L.
SYSTEMATIC ANALYSIS OF COMBINATIONAL HAZARDS AND FAULTS FROM
DUAL VAULTICES
PRCC 2ND PRINCETON CONF ON INFORMATION SCIENCES AND SYSTEMS,
P 64-68, MARCH 1968
417. ESKE, N.F. & HYDE, B.F.
ERCCES AND SYSTEM FOR ROUTING INTERCONNECTIONS BETWEEN LOGIC
SYSTEM ELEMENTS
USA PATENT 3702004, JAN 8, 1970
418. EVANS, D.S. & KATZENELSON, J.
DATA STRUCTURES AND MAN-MACHINE INTERACTION FOR NETWORK PROBLEMS
PROC IEEE, VOL 55, NO 7, JULY 1967, P 1135-1144
419. EVANS, G.C. & GRINDLE, N.W.
AUTOMATIC INTERCONNECTION SYSTEM FOR ELECTRONIC COMPONENTS
PRCC 1970, VOL 116, NO 12, P 1992-2000, 1969
420. EWING, A.C. & ALGORITHMS FOR LOGICAL DESIGN
ALIEF TRANS ON COMMUNICATIONS AND ELECTRONICS, P 450-455, SEP 1961
421. EWING, A.C.
IMPLEMENTATION OF DATA STRUCTURES FOR ENGINEERING DESIGN PROBLEMS
INT CONF ON CAD, UNIV OF SCOTTEAMPTON, APRIL 1969, P 66C-6C1,
IEE CONF PUBL NO 51
422. FAIRMAN, G. & NEVERGELT, J. (EDS)
PERTINENT CONCEPTS IN COMPUTER GRAPHICS.
UNIV OF ILLINOIS CONF ON COMPUTER GRAPHICS, UNIV OF ILLINOIS
PRESS, 1969
423. FALKOFF, A.D.
FORMAL DESCRIPTION OF PROCESSES - THE FIRST STEP IN DESIGN
AUTOMATION
IBM RESEARCH NOTE NC-510, JUNE 1965
424. FALKOFF, A.D.
FORMAL DESCRIPTION - THE FIRST STEP IN DESIGN AUTOMATION
PRCC 2ND DAIR, ATLANTIC CITY, JUNE 1965
425. FALKOFF, A.D. & INVERSON, K.F. & SUSSENGUTH, L.H.
A FORMAL DESCRIPTION OF SYSTEM/360
IBM SYSTEMS J., VOL 3, NO 3, P 198-263, 1964
426. FARBY, H.A. & LAND, A.H. & MURCHLAND, J.D.
THE CASCADE ALGORITHM FOR FINDING ALL SHORTEST DISTANCES IN A
DIRECTED GRAPH
MANAGEMENT SCIENCE, VOL 14, NO 1, P 19-28, SEP 1967
427. FARLOW, C.W.
MACHINE AIDS TO THE DESIGN OF CERAMIC SUBSTRATES
CONTAINING INTEGRATED CIRCUIT CHIPS.
PROC 7-TH DAIR, SAN FRANCISCO, JUNE 1970, P 274-285
428. FARNER, D.J.
A STRATEGY FOR DETECTING FAULTS IN SEQUENTIAL MACHINES NOT
POSSESSING DISTINGUISHING SEQUENCES
PROC SJCC, 1970, P 49-501
429. FARNER, D.J.
FAULT DETECTION EXPERIMENTS FOR SEQUENTIAL MACHINES
PHD THESIS, POLYTECHNIC INST OF BROOKLYN, 1976, 100 PP,
SUP F.W. SMITH ; DISS ABSTR VOL 31, NO 6, P 3325B ;
UNIV MICROFILMS NO 70-26042
430. FARNER, D.J.
ALGORITHMS FOR DESIGNING FAULT DIFLECTION EXPERIMENTS
FOR SEQUENTIAL MACHINES
IEE COMPUTER GROUP REPOSITORY, R71-112, 1971, 53 PP

431. FARNER,D.F.
ALGORITHMS FOR DESIGNING FAULT DETECTION EXPERIMENTS FOR
SEQUENTIAL MACHINES
IEEE TRANS ON COMPUTERS, VOL C-22, NO 2, P 159-167, FEB 1973
432. FARY,I.
ON STRAIGHT LINE REPRESENTATION OF PLANAR GRAPHS
ACIA SCIENTIARUM MATHEMATICARUM, VOL 11, P 229-233, 1946-1948
433. FAW,L.A.
PROGRAM WINNOW : USER'S MANUAL
SANDIA LABS, SEPTEMBER 1969, 55 P; CFSTI SC-M-69-401-A-PT 1
434. FAW,L.A.
PROGRAM WINNOW : PROGRAMMER'S MANUAL
SANDIA LABS, JAN 1970, 137PP ; CFSTI SC-M-69-401-A-PT2
435. FELITA,A. & AGOSTINO,M.D.
COMPUTER AIDED MASK NETWORK GENERATION FOR IC ARRAYS
COMPUTER GROUP CCNF 1968 DIGEST (IEEE) P 23-26
436. FERRARI,D.
COMPUTER-AIDED PARTITIONING OF NETWORKS IN IC DESIGN
RECORD OF SECOND ASILMAR CONF ON CIRCUITS AND SYSTEMS, PACIFIC
GROVE, CALIFORNIA, OCT 1968, P 237-242
437. FERRARI,D.
ON THE SELECTION OF ISOLATED REGIONS IN COMPUTER-AIDED DESIGN OF
INTEGRATED CIRCUITS
IEEE INT SYMP ON CIRCUIT THEORY, MIAMI BEACH, DEC 1968
438. FERRARI,D.
ON THE SELECTION OF ISOLATED REGIONS IN COMPUTER-AIDED DESIGN OF
INTEGRATED CIRCUITS
IEEE TRANS ON CIRCUIT THEORY, VOL CT-17, NO 1, P 134-136, FEB 1970
439. FERRARI,D. & MEZZALIRA,L.
ON DRAWING A GRAPH WITH THE MINIMUM NUMBER OF CROSSINGS
REPT 60-11 LABORATORIO DI CALCOLATORI, ISTITUTO DI ELETTRONICA
POLITECNICO DI MILANO, 1969
440. FERRARI,D. & MEZZALIRA,L.
A COMPUTER-AIDED DESIGN APPROACH TO INTEGRATED CIRCUIT LAYOUT
DESIGN
COMPUTER AIDED DESIGN, VOL 2, NO 2, WINTER 1970, P 19-23
441. FERRARI,D. & SAVI,M.
AN ALGORITHM FOR PARTITIONING NETWORKS INTO LIMITED
SETS OF DIFFERENT SUBNETWORKS.
IEEE 1969 INT SYM ON CIRCUIT THEORY, P 40
442. FERRARI,D. & SAVI,M.
AN ALGORITHM FOR PARTITIONING NETWORKS INTO LIMITED SETS OF
- SUBNETWORKS
REPT 69-10, ISTITUTO DI ELETTRONICA, POLITECNICO DI MILANO,
JUNE 1969
443. GIANNUZZI,R.J. & GUASKI,C.S. & STEVENS,J.H.
COMPUTER AIDED PACKAGING AND WIRING SYSTEM
IBM TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 750-762, AUG 1973
444. FIELD,J.O.
OPERATIONAL COMPUTER-AIDED SYSTEM AND MOS LSI DESIGN PROCEDURES
DIGEST IEEE INT CCWV NEW YORK, MARCH 1969, P 264-265
445. FIELDING,G.F.
AUTOMATICALLY PROCESSED WIRE LISTS
WESTERN ELECTRIC NEWS, JUNE 1962, P 22-26
446. FIGUERAS,M.A.
ANALYSIS OF LANGUAGES FOR THE DESIGN OF DIGITAL COMPUTERS
MASTER'S THESIS, UNIV OF ILLINOIS ; ALSO REPT R-611, MAY 1973,
133 PP ; KTIS AD7633R1
447. FIKE,J.L.
HEURISTIC AND ADAPTIVE TECHNIQUES FOR DIAGNOSTIC TEST GENERATION
PHD THESIS, SOUTHERN METHODIST UNIV, 1972, 215 PP, SUP
S.A. SZYGINDA ; DISS AUSTRI VCL 33, NO 12, P 5764B ;
UNIV MICROFILMS NC 73-14472
448. FISHER,G.J.
COMPUTER IDENTIFICATION AND EXTRACTION OF PLANAR GRAPHS
ENG. SC. D. THESIS, COLUMBIA UNIV 1965, 205 PP
449. FISHER,G.J. AND WING,C.
AN ALGORITHM FOR TESTING PLANAR GRAPHS FROM THE INCIDENCE MATRIX
PROC 7TH MIDWEST SYMP ON CIRCUIT THEORY, UNIV OF MICHIGAN, 1964,
P 67-75
450. FISHER,G.J. AND WING,C.
COMPUTER RECOGNITION AND EXTRACTION OF PLANAR GRAPHS
FROM THE INCIDENCE MATRIX
IEEE TRANS ON CIRCUIT THEORY, VOL CT-13, NO 2, P 154-163, 1966
451. FISK,C.J. & CASKEY,D.L.
PROGRAM DOCUMENTATION FOR ACCEL, MOD 2
SANDIA REPT SC-M-68-6C2, DECEMBER 1969, 264PP.
452. FISK,C.J. & CASKEY,D.L.
USERS MANUAL FOR ACCEL SYSTEM (MOD 2)
SANDIA REPT SC-M-68-601, 106 PP, NOVEMBER 1969
453. FISK,C.J. & CASKEY,D.L. & WEST,L.E.
TAKING THE PUZZLE OUT OF PC DESIGN
ELECTRONICS, VOL 40, SEP 4, 1967, P 72-H2

454. FISK,C.J. & CASKEY,D.L. & WEST,L.E.
TCPGRAPHIC SIMULATION AS AN AID TO PRINTED CIRCUIT BOARD DESIGN.
PROC 4-TH DAW, LOS ANGELES, JUNE 1967, P 17.1-17.23
455. FISK,C.J. & CASKEY,D.L. & WEST,L.E.
ACCEL : AUTOMATED CIRCUIT CARD ETCHING LAYOUT
PROC 1st, VOL 55, NO 11, P 1971-1982, NOV 1967
456. FISK,C.J. & CASKEY,D.L. & WEST,L.E.
ACCEL AUTOMATIC CIRCUIT CARD LAYOUT
PROC HAWAII CCNF CN SYSTEMS SCIENCES 1968, P 107-108
457. FISK,C.J. & ISETI,D.D.
ACCEL AUTOCATED CIRCUIT CARD ETCHING LAYOUT
SC-TM-65-544, SANDIA LABS, ALBUQUERQUE, NEW MEXICO, 1965
458. FISK,C.J. & ISETI,D.D.
ACCEL AUTOCATED CIRCUIT CARD ETCHING LAYOUT
PROC 2ND DAW, 1965, P 5-32
459. FITCH,A.E.
A USED LOUAS AT DA - YESTERDAY, TODAY, TOMORROW
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 371-382
460. FITCH,A.E. & LAYETTE,E.C.
VIREABILITY ANALYSIS FOR PRINTED CIRCUITS
TPN TECH DISCL BULL, VCL 14, NO 9, P 2264-2265, FEB 1972
461. FLETCHER,A.J.
COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS.
INT CCNF CN CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 571-578.
IFEE CCNF PUBL NO 51
462. FLETCHER,A.J.
COMPUTER PROGRAMS FOR THE LAYOUT OF INTEGRATED CIRCUITS
PhD Thesis, UNIV OF MANCHESTER, 1970
463. FLETCHER,A.J.
FUREA : A SYSTEM FOR LAYING OUT CIRCUITS USING A SINGLE
LAYER OF INTERCONNECTIONS
PROC 1st CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 25-30,
IEE CONF PUBL NO 86
464. FLOWERSLOFT,N.J.
A SYSTEM OF COMPUTER AIDS FOR DESIGNING LOGIC CIRCUIT TESTS
PROC 7th DAW, SAN FRANCISCO, JUNE 1970, P 128-131
465. FLYNN,V.J. & SKOW,W.
MULTILAYER SELF-STRUCTURING MAZES: SOME RESULTS AND SYSTEMS
APPLICATIONS.
HAWAII CONF ON SYSTEMS SCIENCES, 1970, P 564-567.
466. FUCHI,M.E.
GENDA - A GENERALISED DESIGN AUTOMATION SYSTEM FOR MODULAR HARDWARE
467. FOIK,H.F.
INTERACTIVE GRAPHICS INTERFACE FOR DIGITAL LOGIC SIMULATION
MASTER'S THESIS, AIR FORCE INST OF TECHNOLOGY, WHITFIELD PATTERSON AFB, OHIO, SCHOOL OF ENGIN, MARCH 1973, 171 PP (NTIS AD760530)
468. FORDIANI,W.O.
NEW VISTAS FOR CAM
WESCON CONV RECORD, 1971, SESSION 22-4
469. FOSTER,J.C.
A ROUTER FOR MULTILAYER PRINTED WIRING BACKPLANES
PROC 10TH DAW, PCNTHLAND, JUNE 1973, P 44-45
470. FOURNET,H. & GROSASSAND,C. & RENAULT,F.
REALISATION ET IMPLANTATION AUTOMATIQUE DES PLAQUETTES D'UN CALCULATEUR
ONDÉ ELECTRIQUE, VOL 45, NO 1, P 104-112, JAN 1969
471. FOWLER,B.R.
SYMASK
BELL LABORATORIES RECD, VCL 47, P 204-205, JULY 1969
472. FOWLER,F.H.
SALVAGING DIAGNOSTIC FAULT DICTIONARIES AND FAULT TALLIES
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 251-254
473. FRANKE,E.
COMPUTER AIDED DIGITAL SYSTEMS DESIGN (CALSD)
REPT NASA-TN-X-65071, 41P, AUGUST 1970 ; CFSTI N70-35560
474. FRANKE,E.A.
AUTOMATED FUNCTIONAL DESIGN OF DIGITAL SYSTEMS
PHD THESIS, CASE WESTERN RESERVE UNIV, 1967, 166 P ;
SUP: H.MARPLE, DISS AUSTK, VCL 29, NO 1, P 181B;
UNIV MICROFILMS, NC 68-10156
475. FRANKE,E.A. & MERGLER,H.W.
COMPUTER-AIDED FUNCTIONAL DESIGN OF DIGITAL SYSTEMS
RECD 20TH SWIEFFCO, 1968, P 13C1-13C4
476. FRAYNE,O.K.
THREE LEVELS OF THE WIRING INTERCONNECTION PROBLEM
PROC 2ND DAW, ATLANTIC CITY, JUNE 1965
477. FREEMAN,M. & GINSBERG,G. & RESNICK,V. & WHITFLY,F.
MULTILAYER PRINTED-WIRING COMPUTER-AIDED DESIGN
PROC 4-TH DAW, LOS ANGELES, JUNE 1967, P 16.1-16.28
478. FREEMAN,V.F. & RESNICK,V.
GENDA - A GENERALISED DESIGN AUTOMATION SYSTEM FOR MODULAR HARDWARE

- IEEE TRANS COMM AND ELECTRONICS, VCL 83, P 509-514, SEPT 1963
504. GALY, P. & GHENDRIH, P. & GUILLAUME, G. & ORBIDANNE, G. & WOLFF, A.
TRACE AUTOMATIQUE DES CIRCUITS IMPRIMÉS A LAIDE D'UN ORDINATEUR
CNRS ELECTRIQUE, VOL 40, NO 1, P 113-119, JAN 1969
505. GAMBLIN, R.L. & JACOBS, M.Q. & TONIS, C.J.
AUTOMATIC PACKAGING OF MINIATURIZED CIRCUITS
ADVANCES IN ELECTRONIC CIRCUIT PACKAGING, VOL 2, G.A.WALKER ED)
PLenum Press, N.Y., 1962, P 219-232
506. GARCIA, L.
VICCP, A VINE INTEGRATION COMPUTER PROGRAM
PROC 6TH DAY, MIAMI BEACH, JUNE 1969, P 269-280
507. GARNABEL, R.S. & NEHAUSER, G.L.
INTEGER FROCKMANNING
WILEY, NEW YORK, 1972
508. GARNER, S.J.
THE CONTROL OF IBM PRODUCT DOCUMENTATION
PROC 1366 BRITISH JOINT COMPUTER CONF, EASTBOURNE, MAY 1966,
P 103-110
509. GARSIDE, R.G. & NICHOLSON, T.A.
PERMUTATION PROCEDURE FOR THE BACKBOARD WIRING PROBLEM
PROC IEE, JAN 1966, P 27-30
510. GARTON, P.C. & O'BRYN, S.P.
APPLICATIONS OF LOGIC SIMULATION IN LARGE REAL TIME SYSTEMS
PROC INT CON ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P51-58,
IEE CCNF PURL NO 51
511. GAULT, J.B.
THE APPLICATION OF FAULT INDISTINGUISHABILITY IN COMBINATIONAL
NETWORKS
PHD THESIS, UNIV OF ICWA, 1969, 101 PP, SUP J.P. ROBINSON
DISS AUSTR VCL 30, NO 9, P 4131B ; UNIV MICROFILMS NO 70-4362
ALSC: KEPT THEMIS-UI-TR-13, JULY 1969 (NTIS AD 692 420)
512. GAULT, J.B.
PROCESSING FOR FAULT BEHAVIOUR IN DIGITAL NETWORKS
RESEARCH REPT, NCAROLINA STATE UNIV, DEPT OF EL ENG, AUG 1971
513. GAULT, J.B.
TEST GENERATION USING A NETWORK FAULT EQUATION
PACC 911 ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 144-121,
OCT 1971
514. GAULI, J.B. & ROBINSON, J.P. & REDDY, S.M.
MULTIPLE FAULT DETECTION IN COMBINATIONAL NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 1, P 31-36, JAN 1972
ALSO: IEEE COMPUTER SOCIETY REPOSITORY, R69-168, 27 PP
515. GENTRY, M.L.
A COMPILER FOR COMPUTER HARDWARE EXPRESSED IN MODIFIED APL
PHD THESIS, UNIV OF ARIZONA, 1971, 137 PP, SUP F.J. HILL
DISS AHSIN VOL 32, NO 3, P 1499B ; UNIV MICROFILMS NO 71-214508
516. GEORGE, J.R.L.
SOFTWARE AND DATA STRUCTURES FOR GRAPHICAL COMPUTER-AIDED DESIGN
INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1966, P 477-485,
IEE CCNF PUBL NO 51
517. GERACE, G.H.
DIGITAL SYSTEM DESIGN AUTOMATION A METHOD FOR DESCRIBING COMPUTERS
IEEE TRANS CCN COMPUTERS, VOL C-17, P 1044-1061, NOV 1968
518. GERACE, G.H. & GESTRI, G.
A METHOD FOR DESIGNING A DIGITAL SYSTEM AS A SEQUENTIAL NETWORK
UNIV OF PISA, REPT, JUNE 1967
519. GESINK, D.L.
AN APPROACH TO PLACEMENT AND ROUTING APPLICATIONS ON AN 1130
IBM MANUAL 277-8148, DEC 1968
520. GEYER, J.W.
CONNECTION ROUTING ALGORITHM FOR PRINTED CIRCUIT BOARDS
IEEE TRANS ON CIRCUIT THEORY, NO 1, P 95-100, JAN 1971
521. GIANNUZZI, R.J. & GURSKI, C.S. & STEVENS, J.H.
HANDLING DOT BLOCKS DURING PARTITIONING
IBM TECH DISCL BULL, VOL 15, NO 12, P 3628-3629, MAY 1973
522. GIANNUZZI, R.J. & GURSKI, C.S. & STEVENS, J.H.
ALGORITHM FOR REMOVING CF A LOGIC BLOCK FROM A PARTITION
IBM TECH DISCL BULL, VOL 15, NO 12, P J624-3625, MAY 1973
523. GIANNUZZI, R.J. & GURSKI, C.S. & STEVENS, J.H.
A PROCEDURE FOR MERGING EITHER A LOGIC BLOCK OR A PARTITION
IBM TECH DISCL BULL, VOL 15, NO 12, P 3626-3627, MAY 1973
524. GIBBS, N. & MEI, P.
A PLANARITY ALGORITHM BASED ON THE KURATOWSKI THEOREM
PROC SJCC 197C, P 91-94
525. GIESE, A.
HARGOL= A HARDWARE ORIENTED ALGOL LANGUAGE
INTERNAL REPT VAS, REGNECENTRALEN, AUG 1966
526. GIESE, A.
FORMAL DEFINITION OF HARGOL
INTERNAL REPT VAS, REGNECENTRALEN, FEB 1969
527. GIESLER, H.

- COMPUTERS AND AUTOMATIC DRAFTING MACHINES AS AIDS IN ARTWORK
PREPARATION FOR PRINTED CIRCUITS
INTERNAVA, FIFTH INT CONFERENCE AND EXHIBITION FOR INSTRUMENTATION
AND AUTOMATION • DUSSELDORF, WEST GERMANY, OCT 1971;
- OLDENBORG VERLAG 1972, P 153-160
538. GILBERT, E.N.
RANDOM MINIMAL TREES
SIAM, VOL 13, P 376-J871965
528. GILBERT, E.W. & POLLACK, H.O.
STEINER MINIMAL TREES
SIAM J. ON APPL. MATH., VOL 16, NO 1, P 1-29, JAN 1968
530. GILL, S.
THE USE OF COMPUTERS IN DESIGNING COMPUTERS
INDUSTRIAL RESEARCH, VOL 15, P 159-163, APRIL 1962
531. GILMORE, P.C.
A SOLUTION TO THE MODULE PLACEMENT PROBLEM
IBM RESEARCH REPT RC 430, APRIL 1961
532. GILMORE, P.C.
SOLUTION OF A WIRE LAYOUT PROBLEM
IBM RESEARCH NOTE NC-183, DEC 1962
533. GILMORE, P.C.
OPTIMAL AND SUBOPTIMAL ALGORITHMS FOR THE QUADRATIC ASSIGNMENT
PROBLEM
SIAM, VOL 10, NO 2, P 305-313, JUNE 1962
534. GINSBERG, G.L.
PACKAGING ASPECTS OF COMPUTER DESIGNED MULTILAYER PRINTED WIRING
PROC 8TH IECP SYMP, 1967, SESSION 4/1, WESCON 67
535. GINSBURG, G.L. & MAUREN, G.R. & WHITLEY, E.H.
AN UPDATED MULTILAYER PRINTED WIRING CAD CAPABILITY
PROC 6-TH DAY, MIAMI BEACH, JUNE 1969, P 145-154
FINAL REPT PHILC-FCRD, DEC 1968
536. GLASER, E.I.
COMPUTER-AIDED DESIGN FOR COMPUTING SYSTEMS
CCSF CN COMPUTER SCIENCE AND TECHNOLOGY • UNIV OF MANCHESTER,
JULY 1969, P 13-19 • IEE CONF PUBL NO 55.
537. GLASER, E.L.
INTRODUCTION AND OVERVIEW OF THE LOGOS PROJECT
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 175-178
538. GLASER, E.L.
LOGOS - WHERE IT IS NOW AND WHERE IT IS GOING
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 181-192
539. GLASS, R.A. & MAPLE, T.G. & WALES, K.D.
INTERCONNECTION PROBLEM AREAS IN MICROCIRCUITS
DIGEST IELR INT CONV 1971, P 248-249
540. GLENN, R. & LATROPE, J.S.
TWO APPROACHES TO THE COMPUTER ROUTING OF INTERCONNECTIONS
PROC 20TH ELECTRONIC COMPONENTS CONF (IEEF), P 350-351, 1970
541. GODOVICH, I.C. & VOGELSBERG, P.E.
SINGLE PASS ERROR EFFECT DETERMINATION (SPED)
IBM TECH DISCL BULL, VOL 13, NO 11, P 3443-3444, APRIL 1971
542. GOLFI, F.M.
COMPUTER-AIDED DIAGNOSIS DESIGN FOR ELECTRONIC SWITCHING SYSTEMS
PROC 7TH DA, SAN FRANCISCO, JUNE 1970, P 178-189
543. GOLTZ, F.M.
DESIGN FOR DETECTION : AN ATTEMPT AT A COMPLETE FAULT DIAGNOSIS
OF A STORE
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 325-328
544. GOLDFBERG, M.J.
COMPUTER METHODS FOR INTEGRATED CIRCUIT DESIGN
ELECTRO-TECHNOLOGY, MAY 1965, P 77-81
545. GOLDFBERG, M.J.
ON-LINE OPERATION OF CADIC COMPUTER AIDED DESIGN OF INTEGRATED
CIRCUITS
NORDEN DIVISION, UNITED AIRCRAFT COMP., NORWALK, CONN
546. GOLDMAN, M.A.
THE STRUCTURE AND BENEFITS OF A CAD SYSTEM
IEEE INTERCON 1972, P 367-377.
547. GOLDSTEIN, A.J.
AN EFFICIENT AND CONSTRUCTIVE ALGORITHM FOR TESTING WHETHER A
GRAPH CAN BE IMBEDDED IN A PLANE
GRAPH AND COMBINATIONS CONF, OFFICE OF NAVAL RESEARCH LOG.
CONTRACT NO N00R 1858-(91), PRINCETON UNIV, 1963
548. GOLOMB, S.W.
COMBINATIONAL ASPECTS OF AUTOMATED DESIGN
PROC DESIGN AUTOMATION WORKSHOP 1966
549. GONENC, Q.
A METHOD FOR THE DESIGN OF FAULT DETECTION EXPERIMENTS
IEEE TRANS ON COMPUTERS, VOL 18, NO 6, P 551-558, JUNE 1970
ALSO: IEEE COMPUTER GROUP REPOSITORY, R69-134
550. GOODVONDTZ, J. & SCHWITZER, N.
AUTOMATED PRINTED CIRCUIT BOARD DESIGN
PROC NEPCON, JAN 1968

551. CONDON, W.L.
DATA PROCESSING TECHNIQUES IN DESIGN AUTOMATION
PROC FJCC, 1960, P 205-209
552. GORINSHTEIN, L.L.
THE PARTITIONING OF GRAPHS
ENG CYBERNETICS, VOL 7, P 76-82, JAN 1969
553. GOVAN, D.L.
SYSTEMS LEVEL DESIGN AUTOMATION A PROGRESS REPORT ON THE SYSTEM
DESCRIPTIVE LANGUAGE (SDLIT)
DIGEST 1ST ANNUAL IEEE COMPUTER CONF., P 131-134, 1967
554. GORMAN, D.F.
A SYSTEM DESCRIPTIVE LANGUAGE
PHD THESIS, UNIV OF PENNSYLVANIA, DEPT OF EL ENG, APRIL 1968, 346
PEIIS ABSTR, VOL 29, NO 7, P 2435B; UNIV MICROFILMS, NO 68-110
555. GORMAN, J.F. & ANDERSON, J.P.
A LOGIC DESIGN TRANSLATOR
PROC FJCC, 1962, P 251-260
556. GOSTELow, L.P.
LOGIK - A SYSTEM FOR THE COMPUTER-AIDED SELECTION AND ASSIGNMENT
OF ELECTRONIC MODULES
UCLA, DEPT OF ENG, REPT 68-8, MARCH 1968
557. GULD, R.
THE APPLICATION OF GRAPH THEORY TO THE SYNTHESIS OF CONTACT NETWORKS
PROC INT SYMP ON THE THEORY OF SWITCHING,
PI 1, 1957
558. GOUJET, J. & MUTELE, J.
AIDE A LA FABRICATION DES CIRCUITS INTEGRES PAR ORDINATEUR
FLAMPE : FABRICATION DE PHOTONASQUES
CONI SUM LA MICROELECTRONIQUE AVANCEE, PARIS, 1970, P 430-438
559. GOUTTE, G. & MUTELE, J. & ROCHE, A.
COMPUTER-AIDED FABRICATION OF INTEGRATED CIRCUITS - EXAMPLE :
MASK GENERATION
ONDE ELECTRIQUE, VOL 50, NO 9, P 773-778, OCT 1970
560. GRACE, F.E.
A PATTERN GENERATOR SYSTEM- HARDWARE, SOFTWARE
PROC 5-TH DAY, WASHINGTON, JULY 1968, P 11-1-11-14
561. GRACE, F.E.
PLANNING FOR AUTOMATED ARTWORK
PROC 9TH IECP SYMPO, 1968, SESSION 6/4 (WESCON 1968).
562. GRACE, F. & HANAN, M. & KURTZBERG, J.
AN EXPERIMENT WITH THE SIMULATION OF MACHINE LOGIC AND CCN10L
- FORCE DIRECTED INTERCHANGE (FDI) FOR THE MODULE PLACEMENT PROBLEM
AND THE QUADRATIC ASSIGNMENT PROBLEM
IBN TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 662-663, AUG 1973
563. GRACE, F. & HANAN, M. & KURTZBERG, J.
FORCE DIRECTED PAIRWISE INTERCHANGE (FDPI) FOR THE MODULE
PLACEMENT PROBLEM AND THE QUADRATIC ASSIGNMENT PROBLEM
IBN TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 664-665, AUG 1973
564. GRACE, F. & HANAN, M. & KURTZBERG, J.
FORCE DIRECTED RELAXATION (FLR) FOR THE MODULE PLACEMENT PROBLEM
AND THE QUADRATIC ASSIGNMENT PROBLEM
IBN TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 664-665, AUG 1973
565. GRASSELLI, A.
A NOTE ON THE DERIVATION OF MAXIMAL COMPATIBILITY CLASSES
CALCOLO, VOL 3, P 165-176, 1966
566. GRAVES, G.W. & WHINSTON, A.B.
AN ALGORITHM FOR THE QUADRATIC ASSIGNMENT PROBLEM
IN J. APPLIED ED.) : INTEGER AND NON-LINEAR PROGRAMMING
NORTH HOLLAND, 1970, P 473-487
567. GRAVITZ, M.
A NOTE ON A MODIFIED TERNARY SIMULATOR CAPABLE OF INITIALIZING
ALL FAULT MACHINE MEMORY ELEMENTS
IEEE COMPUTER GROUP REPOSITORY, N 72-237, 1972
568. GRAY, F.G.
FAULT TOLERANCE, DETECTION AND LOCATION IN ABSTRACT COMBINATIONAL
NETWORKS
PHD THESIS, UNIV OF MICHIGAN, 1971, 340 PP, SUP J.F. MEYER
DISS ABSR VOL 32, NO 7, P 3943B ; UNIV MICROFILMS NC 72-4862
569. GRAY, F.G. & MEYER, J.F.
LOCATABILITY OF FAULTS IN COMBINATIONAL NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1407-1412, NOV 1971
570. GRAY, F.G. & MEYER, J.F.
LOCATABILITY OF FAULTS IN ABSTRACT NETWORKS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971,
P 30-33
571. GRAY, J.C.
COMPOUND DATA STRUCTURE FOR COMPUTER-AIDED DESIGN: A SURVEY
PROC 22ND ACM NATIONAL MEETING, 1967, P 355-365
572. GREENBERG, H.
A QUADRATIC ASSIGNMENT PROBLEM WITHOUT COLUMN CONSTRAINTS
NAVAL RESEARCH LOGISTICS QUARTERLY, VOL 16, NO 3, 1969
573. GRIFFIN, J.F. & HANAN, M.S.

- SECOND INT'L. INST CCNV, 1965, PT 3, P 51-66
- 574• GRIEVER, R. & DEGOWIN, D.P.
WIRING TRAILER, PARTS BY MACHINE
CONCEPT, INVENTING, VOL. 8, NO. 8, P 77-81, AUG 1961
- 575• GRIEWALD, V.A. & CARROLL, C.C.
LARGE SCALE CIRCUIT INTERCONNECTION FOR BOOLEAN FUNCTION
IMPLEMENTATION
IEE COMPUTER GROUP REPOSITORY, R 68-159, 16P, 1969
- 576• GROENIG, S. &
SELF FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
MS Thesis, Univ of Idaho, 1971
- 577• GROZI, A.
PLACEMENT AND PSEUDOWIRING OF PRINTED CIRCUIT BOARDS
DIGEST IEE COMPUTER SOCIETY CCNF, SEPT 1972, P 247-250
- 578• GUJARATI, C. & STAUBHANNER, J.
PROGRAM FOR SEQUENTIAL MACHINE DESIGN
TECHNICAL REP., SCOTT, CAROLINA STATE UNIV, DEPT OF EL ENG,
FFR 1871, 74 PP (MILS AD 762 163)
- 579• GUJARATI, C. & AELFFMAN, F.
VOLUME ALLOCATION TECHNIQUE
IF-4 TECH DISCL BULL, VOL 13, NO 10, P 3141-3143, MARCH 1971
- 580• HAAS, H.A.
TWO-DIMENSIONAL SCALPARE SOFTWARE - DC PHONAKAN (TESS-DC)
FFC 618 LAR, MIAMI BEACH, JUNE 1969
- 581• HAYASHI, T.A.
SYSTEM DECOMPOSITION, PARTITIONING AND INTEGRATION FOR
DIGITAL ELECTRONICS
IEEE TRANS. ON SYST SCIENCES AND CYBERNETICS, VOL 4, NO 2, P
16-17 JULY 1964
- 582• HAYASHI, T.A. & HOLLAND, C.E.
GUIDELINE DEVELOPMENT FOR ALTERNATIVE MICROELECTRONIC APPROACHES
AFSC RESEARCH CORP, ANNAPOLIS, MARYLAND, SEPT 527-11-1967, MAY 1967
- 583• HAZLOUKA, F.O.
ON FINDING A MINIMAL SET OF DIAGNOSTIC TESTS
IEE TRANS. ON ELECTRONIC COMPUTERS, VOL EC-16, P 674-675, OCT 1967
- 584• HAZLOUKA, F.O.
SILINER'S PROBLEM IN GRAPHS AND ITS IMPLICATIONS
SIAM J. APPL. MATH., VOL 1, NO 2, P 113-133, 1971
- 585• HALLMAN, C.A. & WEDDE, R.E.
FIBONACCI INTERCONNECTION ALGORITHM
- IBM TECH DISCL BULL, VOL 14, NO 9, P 2717-2720, FEB 1972
- 586• HAMBURG, J.N. & KARNI, I.S.
MODULAR GRAPHIC SOFTWARE FOR CAD
PACK ONLINE 72, VOL 2, XAKING, UK, SEPT 1972, P 551-578
- 587• HAMILTON, A.W.
RAPID AND HIGHLY AUTOMATED PRINTED WIRING BOARD DESIGN
PKOC 116, INT SYMF ON CIRCUIT THEORY, TOKYO, APRIL 1973, P 387-390
- 588• HANAN, N. & KURTZBERG, J.M.
PLACEMENT TECHNIQUES
M.A. HEUER, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 5),
PRENTICE HALL, 1972
- 589• HANAN, N.
NET WIRING FOR LARGE SCALE INTEGRATED CIRCUITS
IBM RESEARCH REPT RC 1075, FEB 1965.
- 590• HANAN, N.
CN STEINER'S PROBLEM WITH ECTILINEAR DISTANCE
JSIAM, VOL 14, NO 2, P 235-255, MARCH 1966
- 591• HANAN, N. & KURTZBERG, J.M.
A REVIEW OF THE PLACEMENT AND QUADRATIC ASSIGNMENT PROBLEMS
SIAM REVIEW, VOL 14, NO 2, P 324-342, APRIL 1972
- 592• HANAN, N. & KURTZBERG, J.M.
FENCE-VECTOR PLACEMENT TECHNIQUES
IBM RESEARCH REPT RC 2913, APRIL 1970
- 593• HANAN, N. & KURTZBERG, J.M.
PLACEMENT TECHNIQUES
IBM RESEARCH REPT RC 3016, APRIL 1970
- 594• HANAN, N. & LANDMAN, B.S. & WOLFGANG, J.
METHOD TO ANALYZE THE VULNERABILITY OF WIRING CIRCUITS
IBM TECH DISCLOSURE BULLETIN, VOL 10, NO 2, P 545-548, AUG 1973
- 595• HANAN, N. & LANDMAN, B.S. & WOLFGANG, J.
A WIRING PROBLEM FOR LARGE SCALE INTEGRATED CIRCUITS
IBM RESEARCH REPT RC1615, MAY 1966
- 596• HANAN, N. & ODEN, P.H.
A WIRING PROBLEM FOR LARGE SCALE INTEGRATED CIRCUITS
IBM RESEARCH REPT RC1615, MAY 1966
- 597• HANAN, N. & MUSSO, H.L.
FAMILY OF WIRING ARRANGEMENTS FOR A WIRELESS
IBM TECH DISCL BULL, VOL 15, NO 12, P 361-362, MAY 1973
- 598• HANEY, F.M.

- ISDS - A PROGRAM THAT DESIGNS COMPUTER INSTRUCTION SETS
PROC FJCC 1964, P 574
509. HANLY, F. M.
USING A COMPUTER TO DESIGN COMPUTER INSTRUCTION SETS
PHD THESIS, CARNEGIE MELLON UNIV
600. HANN, J. P.
AUTOMATED INTERCONNECTION SCHEMES AT TEXAS INSTRUMENTS
PROC 71st IECP SYMP, SESSION 5116 (WESCON 1966)
601. HANN, J. P. & JENNINGS, F. M.
USEK ASSURANCES IN LSI DISCRETIONARY ROUTING
DIGEST IFFE COMPUTER GROUP CONF, JUNE 1968, P 27-28
602. HANNIG, W. A. & MAYES, T. L.
IMPACT OF AUTOMATION ON DIGITAL COMPUTER DESIGN
PROC EJCC, 1960, P 211-232
603. HAPP, P. W.
SCOPE AND AVAILABILITY OF PROGRAMS FOR COMPUTER-AIDED CIRCUIT
DESIGN
NASA REPT ERIC/COD 66-675, FEB 1967
PROC ISSCC, PHILADELPHIA, FEB 1967
604. HAPP, P. W. & COMPTON, J. B.
FLOORGRAPH MODELS OF INTEGRATED CIRCUITS AND FILM-TYPE SYSTEMS
IEFT TRANS ON AEROSPACE, VOL AS-2, PP 259-271, 1964
605. HARARY, F.
A COMPLEMENTARY PROBLEM ON NONPLANAR GRAPHS
MATH MAG VOL 35, P 301-303, 1962
606. HARARY, F.
GRAPH THEORY
ADDISON WESLEY, 1969
607. HARARY, F. & NORMAN, R. Z. & CARTWRIGHT, D.
STRUCTURAL MODELS : AN INTRODUCTION TO THE THEORY OF DIRECTED
GRAPHS
WILEY, N.Y., 1965
608. HARDIE, F. & SUHOCKI, R. J.
DESIGN AND USE OF FAULT SIMULATION FOR SATURN COMPUTER DESIGN
RECORD WESCON, 1966, SESSION 21/4
609. HARDIE, F. H. & SUHOCKI, R. J.
DESIGN AND USE OF FAULT SIMULATION FOR SATURN COMPUTER DESIGN
IEEF TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 412-429, AUG 1967
610. HARPER, C. A. (ED.)
HANDBOOK OF ELECTRONIC CIRCUIT PACKAGING
MCGRAW HILL, 1969
611. HARPER, C. A. (ED.)
HANDBOOK OF WIRING, CABLING AND INTERCONNECTING FOR ELECTRONICS
MCGRAW HILL, 1972
612. HARRAND, Y.
LES AIDES AUTOMATIQUES A L'ELABORATION DES ENSEMBLES LOGIQUES
REVUE TECHNIQUE THOMSON CSF, VOL 2, NO 1, P 1-12, MARCH 1970
613. HARRAND, Y. & ANCENAU, F. & LIDDELL, J. & MENDRAFT, J. & PAYANG, G.
CASSANDRA, LANGUAGE POUR LA CONCEPTION ASSISTEE DES ENSEMBLES
LOGIQUES
ONDE ELECTRIQUE, VOL 49, NO 1, P 120-126, JAN 1965.
614. HARPARD, V. M.
IMPLEMENTATION OF A LARGE CAD SYSTEM IN A MULTILOCATION ENVIRONMENT
PRGC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1968, P 204-215,
IEE CONF PUBL NO 51
615. HARRELL, D. A.
GRAPHIC DISPLAY TECHNIQUES IN THE AUTOMATED INTERCONNECTION PROCESS
UNIV OF HERKELLY, 73 P, FEB 1970
616. HARKISON, K. A. & CISON, D. J.
RACE ANALYSIS OF DIGITAL SYSTEMS WITHOUT LOGIC SIMULATION
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 62-94
617. HARTMAN, D. W.
AN ALGORITHM FOR FAULT DETECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS
MASTERS THESIS, MIT, DEPT OF FL ENG, JUNE 1968
618. HAKISON, H. H.
DIGITAL CONTROL SIMULATION SYSTEM
PROC 8TH DAW, MIAMI BEACH, JUNE 1969, P 113-144
619. HARVEY, J. G.
AUTOMATED BOARD LAYOUT
PROC 8TH DAW, DALLAS, JUNE 1972, P 264-271
620. HASHIMOTO, A. & ABELL, L. & TANAKA, C.
IMPROVEMENT OF SECTION SIMULATOR EFFICIENCY BY PARTITIONING BOARD
SIMULATIONS
UNIV OF ILLINOIS, URBANA, ILLIAC IV DCC NO 216 (DCS FILE NO 836)
1970
621. HASHIMOTO, A. & NGASHITA, K.
A PROPERTY OF A N-GRAFHO
IEEF TRANS ON COMPUTERS, VOL C-20, NO 1, P 95-97, JAN 1971
ALSO : IEEE COMPUTER GROUP KEPUSITIY K76-75, 16 P
622. HASHIMOTO, A. & STEVENS, J.
WIRE ROUTING BY OPTIMIZING CHANNEL ASSIGNMENT WITHIN LARGE
APEKURES
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 155-169

623. HASPEL,C.H.
THE AUTOMATIC PACKAGING OF COMPUTER CIRCUITRY
IEEE INT CONV , VOL 13, PART 3, P 4-20, 1965
624. HASSLER,L.B.
DATA BASE CONTEXT AND MANAGEMENT IN DESIGN AUTOMATION
TIexas INSTRUMENTS REPT, 1973
625. HAUER,J.F. & SYNS,G.H.
DIGITAL MACHINE SIMULATION PROGRAMS
PROC 4TH HAWAII CCNF ON SYSTEM SCIENCES, HONOLULU, JAN 1971,
P 446-448
626. HAYASU,I.
FACON-23C SERIES COMPUTER DESIGN AUTOMATION SYSTEM
PROC 7TH DAIR, SAN FRANCISCO, JUNE 1970, P 230-242
627. HAYES,J.P.
A STUDY OF DIGITAL NETWORK STRUCTURE AND ITS RELATION TO FAULT
DIAGNOSIS
PHD THESIS, UNIV OF ILLINOIS, URBANA CHAMPAIGN, 1970, 141 PP
DISS ABSTR, VOL 31, NC 9, P S366B ; UNIV MICROFILMS NO 71-5122
ALSC: UNIV OF ILLINOIS, CSL, REPT R-467, MAY 1970 (NTIS AD 707 691)
628. HAYS,G.G.
COMPUTER AIDED DESIGN : SIMULATION OF DIGITAL DESIGN LOGIC
IEEE TRANS ON COMPUTERS , VOL 18, NO 1, P1-10, JAN 1969
ALSC : IEEE COMPUTER GROUP REPOSITORY R63-117, 29 PP
629. HAZELHURST,J.H. & MCCORMICK,B.H.
WEB- A LANGUAGE TO DESCRIBE THE INTERCONNECTION AND PACKAGING OF
THE LOGICAL UNITS IN A DIGITAL PROCESSOR
UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE, FILE NO 625, AUG 1964
630. HAZLETT,L.H. & GREEN, ADVANCED COMPUTER GRAPHICS, 1970, P 313-324
INC: PARSLION & GREEN, INC
631. HAZLETT,L.H. & LYNN,D.K. & NARUD,J.A.
AUTOMATIC ARTWORK GENERATION FOR INTEGRATED CIRCUITS
W.G. NAJNUSON, COMPUTER ORIENTED CIRCUIT DESIGN (CH 13) ,
PRENTICE HALL 1968
632. HAZLETT,L.H. & LYNN,D.K. & NARUD,J.A.
DESIGN AND AUTOMATIC ARTWORK GENERATION TRADEOFFS
RECORD NEKEM, 1967
633. HEAP,P.R.
PERMUTATIONS BY INTERCHANGES
COMPUTER J., VOL 6, P 293-294, OCT 1963
634. HEARN,A.D.
BOOLEAN DIFFERENCE ANALYSIS PROGRAM
635. HEATH,F.G.
PROJECT LOGOS, A COMPUTER-AIDED DESIGN SYSTEM FOR INTEGRATED
SOFTWARE
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 225-230,
IEE CONF PUBL NO 86
636. HEATH,F.G. & JAIN,G.
THE USERS APPROACH TO COMPUTER-AIDED LAYOUT AND WIRING
PROC NEUFEN 1970, SESSION 22, P 180-181
637. HEATH,F.G. & ROSE,C.W.
THE CASE OF INTEGRATED HARDWARE/SOFTWARE DESIGN WITH CAD
DIGEST IEEE COMPUTER CCNF, SEPT 1972, P 173-182
638. HEIDEN,C.H.
A COMPUTATIONALLY SIMPLIFIED PAIR-EXCHANGE ALGORITHM FOR THE
QUADRATIC ASSIGNMENT PROBLEM
CENTER FOR NAVAL ANALYSES, ARLINGTON, VA, KEPT CNA-101, 31PP,
NOV 1972 (NTIS AD 756503)
639. HEISS,S.
A PATH CONNECTION ALGORITHM FOR MULTILAYER BOARDS
PROC 5TH DAY, WASHINGTON, JULY 1968, P 6-1-6-14
640. HEISS,S.
A PATH CONNECTION ALGORITHM FOR MULTI-LAYER BOARDS
PROC OF THE REGION III CONF (IEE), HUNTSVILLE, ALA ,
, P 66-81
641. HENNING,C.W.
FUNCTIONAL SIMULATION TECHNIQUES FOR DESIGN VERIFICATION AND
FAULT INSERTION IN ELECTRONIC DIGITAL SYSTEMS
PHD THESIS, SOUTHERN METHODIST UNIV, CS/OK CENTER, SFPT 1971,126 P
DISS ABSTR, VOL 32, NC 3, P 4590B ; UNIV MICROFILMS, 72-6356
642. HENNING,C.W. & SZYGENDA,S.A.
MODULAR REQUIREMENTS FOR DIGITAL LOGIC SIMULATION AT A PREDEFINED
FUNCTIONAL LEVEL
PROC 25TH ACM NAT CONF, BOSTON, AUG 1972, P 350-353
643. HEMPHILL,J.V.
THE DEVELOPMENT OF PROCEDURES FOR THE ANALYSIS AND SYNTHESIS OF
A HIGHLY DEFINED CLASS OF FAULT TOLERANT COMPUTER SYSTEMS
PHD THESIS, SOUTHERN METHODIST UNIV, 1971, 127 PP , SUP
S.A. SZYGENDA ; DISS ABSTR VOL 32, NO 6, P 4532E ; UNIV MICROFILMS
72-6359
644. HENNIE,W.C.
FAULT DETECTING EXPERIMENTS FOR SEQUENTIAL CIRCUITS
PROC 5TH ANNUAL SYMP ON SWITCHING THEORY AND LOGICAL DESIGN,
PRINCETON, NOV 1964, P 95-110

645. HERBST, R.T. & LEAGUE, D. & SELLERS, G.A.
MECHANISATION OF MANUFACTURING INFORMATION FOR DIGITAL EQUIPMENT
AIEE CCONF PAPER CP 61-180, 1961
646. HERMIAIS, J.
UNE PROCEDURE CONVENTIONNELLE DE CONCEPTION ASSISTEE DES SOUS-ENSEMBLES ELECTRONIQUES A SEMICONDUCTEURS (FRENCH - AN INTERACTIVE PROCEDURE FOR COMPUTER-AIDED DESIGN OF ELECTRONIC SUBSYSTEMS)
REVUE TECHNIQUE THOMSON-CSF, NO 2, JUIN 1970, P 229-261
647. HERSAUERLITZ, G.J. (ED)
COMPUTER-AIDED INTEGRATED CIRCUIT DESIGN.
MCGRAW HILL, NEW YORK 1968.
648. HERSKOWITZ, G.J. & SCHILLING, R.H.
SEMICONDUCTOR DEVICE MODELING FOR COMPUTER-AIDED DESIGN
MCGRAW HILL, 1972
649. HESSE, W.C.A. & SCHOPPINIES, E.
INFLUENZERIE SCHALTUNGEN DURCH DEN RECHNER FÜR DEN RECHNER
(GERMAN - INTEGRATED CIRCUITS FOR COMPUTERS BY COMPUTER)
RADIO + FERNSEHEN + ELEKTRONIK, VOL 21, NO 6, P 193-196, MARCH 1972
650. HESTER, D.K.
TRAINING FOR IC CUSTOM DESIGN
CONF ON ELECTRONIC DESIGN (1968), P 21-30
651. HICKS, J.W.
COMPUTER-AIDED DIGITAL DESIGN
BOEING REPT D2-90831-1
652. HIGHLIGHT, D.W.
A SOLUTION TO LINE-ROUTING PROBLEMS ON THE CONTINUOUS PLANE
PROC 6-TH DAY, MIAMI BEACH, JUNE 1969, P 1-24
653. HIGHLIGHT, D.W.
THE INTERCONNECTION PROBLEM - A TUTORIAL
654. HIGHLIGHT, D.W. & UNGER, H.A.
A METHOD FOR RAPID TESTING OF BEAM CROSSOVER CIRCUITS
PROC 9TH DAY, DALLAS, JUNE 1972, P 144-156
655. HILES, J.C.
GRAPHICAL INTERACTION FOR CIRCUIT DESIGN
CONF ON ELECTRONIC DESIGN 1968, P 328-335
656. HILL, C.P. & MCBURNEY, D.R. & RIZZI, S.R. & THOMPSON, W.G.
PREDICTION MODEL FOR BEAM CROSSOVER CIRCUITS
IETV TECH DISCLOSURE BULLETIN, VOL 16, NO 3, P 734-744, AUG 1973
657. HILLIER, F.S. & CONNORS, M.V.
CLADRAIC ASSIGNMENT PROBLEMS AND THE LOCATION OF INDIVISIBLE FACILITIES
658. HILLMAN, H.D. & BIRNS, N.L.
A PRACTICAL APPROACH TO COMPUTER DIAGNOSTICS
IEEE COMPUTER GROUP REPOSITORY, P 68-7, 1968, 35 PP
659. HILLMAN, L.
AN AUTOMATED DYNAMIC DIGITAL LOGIC CIRCUIT MASK SYSTEM
COMPUTER DESIGN, VCL 8, AUG 1969, P 54-62
660. HIRANO, T. & HIRAKAWA, K.
COMPUTER-AIDED DESIGN SYSTEM FOR LOGIC EQUIPMENT APPLIED TO DESIGN
OF ELECTRONIC SWITCHING EQUIPMENT
PROC 10TH DAY, PKTILAND, JUNE 1973, P 205-212
661. HIRSCHSONN, I.
A MACHINE-INDEPENDENT FORTRAN DATA MANAGEMENT SOFTWARE
SYSTEM FOR SCIENTIFIC AND ENGINEERING APPLICATIONS
PROC FJCC 1971, P 501-513
662. HITCHCOCK, R.H.
CELLULAR WIRING AND THE CELLULAR MODELING TECHNIQUE
PROC 6-TH DAY, MIAMI BEACH, JUNE 1969, P 25-41
663. HITCHCOCK, R.H.
PARTITIONING OF LOGIC GRAPHS : A THEORETICAL ANALYSIS
PIN REDUCTION
IBM RESEARCH REPT RC 2745, JAN 1970
664. HITCHCOCK, R.H.
PARTITIONING OF LOGIC GRAPHS : A THEORETICAL ANALYSIS OF
PIN REDUCTION
PROC 7TH DAY, SAN FRANCISCO, JUNE 1970, P 54-63
665. HCFFMAN, A.J. & MARKOWITZ, H.M.
SHORTEST PATH, ASSIGNMENT AND TRANSPORTATION PROBLEMS
NAVAL RESEARCH LOGISTICS QUARTERLY, VOL 10, NO 4, P 375-379, 1963
666. HOHL, J.S.
COMPUTER CONTROLLED PC ASSEMBLY WITH A MODULAR APPROACH
IEEE INT CONV 1971, P 450-451.
667. HOHN, F.F. & SESHU, S. & AUFSKAMP, D.D.
THE THEORY OF NETS
IRE TRANS ON ELECTRONIC COMPUTERS, VOL EC-6, P 154-161, SEP 1957
668. HOCK, H.O.
AUTOMATED MASK PRODUCTION FOR SEMICONDUCTOR TECHNOLOGY
SCP AND SOLID STATE TECHNOLOGY, P 35-38, JULY 1967
669. HOOVER, L.R.
SECONDARY TECHNIQUES FOR INCREASING FAULT COVERAGE OF FAULT DETECTION TEST SEQUENCES FOR ASYNCHRONOUS STOCHASTIC NETWORKS

- PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P J57-36A
682. HOENE, N.W.
THE WIRING PROCESS OF A DESIGN AUTOMATION SYSTEM FOR TELEPHONE EXCHANGES
PROC 1966 BRITISH JOINT COMPUTER CONF, EASTBOURN, MAY 1966,
P 149-155
683. HORNFECK, W.A.
EFFICIENT GENERATION OF MINIMUM FAULT TEST SCHEDULES FOR COMBINATIONAL LOGIC NETWORKS
PHD THESIS, AUBURN UNIV, 1971, 169 PP, SUP C.C. CARROLL;
DISS ABSTR VOL 32, NO 6, P 3356B; UNIV MICROFILMS NO 72-679
684. HOPCROFT, J. & TARJAN, R.
ALGORITHMS FOR GENERATING COMPLIANT AND MINIMUM TEST SCHEDULES FOR COMBINATIONAL NETWORKS
PROC 5TH HAWAII CONF ON SYSTEM SCIENCES, HONOLULU, JAN 1972,
P 296-299
685. HOPCROFT, J. & TARJAN, R.
EFFICIENT GENERATION OF MINIMUM FAULT TEST SCHEDULES FOR COMBINATIONAL LOGIC NETWORKS
AUBURN UNIV, PROJECT THMIS, TECHNICAL REPT NO AU-T-16, JUNE 1971
686. HOSHINO, K.H.
THE USE OF A VERY FAST ROUTING ALGORITHM FOR PRINTED CIRCUIT BOARD DESIGN
MARCONI REVIEW, VOL 34, NG 182, P 287 -226
687. HOUGHTON, J.
A SYSTEM FOR THE PLACEMENT OF CIRCUIT MODULES.
INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 82-88,
IEE CONF PUBL NO 51
688. HOUSE, R.W. & RADOL, T.
ON A COMPUTER PROGRAM FOR OBTAINING IRREFUTABLE REPRESENTATIONS FOR TWO-LAYER MULTIPLE INPUT-OUTPUT LOGICAL SYSTEMS
JACM, VOL 10, NG 1, P 48-77, JAN 1963
689. HOWARD, D.R.
THE SELECTION OF FAILURE LOCATION TESTS BY PATH SENSITIZING TECHNIQUES
UNIV OF ILLINOIS, COORDINATED SCIENCE LAB, REPT R-316, AUG 1966
690. HOWIE, H.R. & SCHWARTZ, G. & THALER, R.A.
ON LINE LOGICAL SIMULATION SYSTEM (OLLS) - SUMMARY REPORT
CESTI REPT No 9-3039 ; MIT, INSTRUM.LAB., REPT E241U, 72PP,
APRIL 1969
691. HOWIE, H.R. & TAVAN, R.M.
THE OLLS SYSTEM
MIT, CHARLES STARK DRAPER LAB., REPT E 2536, OCTOBER 1970
670. HOOVER, L.R. & TRACEY, J.H.
TECHNIQUES FOR INCREASING FAULT COVERAGE FOR ASYNCHRONOUS SEQUENTIAL NETWORKS
PROC FGCS, 1972, P 375-384
671. HOPCROFT, J. & TARJAN, R.
EFFICIENT ALGORITHMS FOR GRAPH MANIPULATION
STANFORD UNIV, DEPT OF COMPUTER SCIENCE, REPT STAN-CS-71-207, 1971
672. HOPCROFT, J. & TARJAN, R.
PLANARITY TESTING IN VLGV STEPS: EXTENDED ABSTRACT
STANFORD UNIV, DEPT OF COMPUTER SCI, REPT STAN-CS-71-201, 1971
673. HOPCROFT, J. & TARJAN, R.
EFFICIENT PLANARITY TESTING
CORNELL UNIV, DEPT OF COMPUTER SCIENCE, REPT TR 73-165, APRIL 1973
674. HOPCROFT, J. & TARJAN, R.
EFFICIENT PLANARITY TESTING
CORNELL UNIV, DEPT OF COMPUTER SCIENCE, REPT TR 73-165, APRIL 1973
675. HOPCROFT, J. & TARJAN, R.E.
PLANARITY TESTING IN VLGV STEPS : EXTENDED ABSTRACT
PROC IFIP CONGRESS, LJUBLJANA, 1971, P 85-90
676. HOPE, A.K.
A PLANAR GRAPH DRAWING PROGRAM
SOFTWARE, VOL 1, P 83-91, 1971
677. HOPE, A.K.
COMPONENT PLACEMENT THROUGH GRAPH PARTITIONING IN COMPUTER-AIDED PRINTED CIRCUIT BOARD DESIGN
ELECTRONICS LETTERS, VOL 9, NO 4, FEBRUARY 1972, P 87-88.
678. HORST, E.
COMPUTER AIDED DEVELOPMENT OF COMPUTERS BY MEANS OF DISPLAY UNITS
PROC ONLINE'72, UXBRIDGE, ENGLAND, SEPT 1972, VOL 2, P 799-817
679. HORNBUCKLE, G.D.
MINICOMPUTERS APPLIED TO COMPUTER-AIDED DESIGN.
IEEF INTERCON, NEW YORK, MARCH 1972
680. HORNBUCKLE, G.D. & SPANN, R.N.
DIAGNOSIS OF SINGLE GATE FAILURES IN COMBINATIONAL CIRCUITS
IEEF TRANS ON COMPUTERS, VOL C-18, NO 3, P 216-220, MARCH 1969
ALSO IEEE COMPUTER GROUP REPOSITORY, R 68-15N, 19 PP
681. HORNBUCKLE, G.D. & THOMAS, F.L.
COMPUTER-AIDED LOGIC DESIGN ON THE TX-2 COMPUTER
MIT, CHARLES STARK DRAPER LAB., REPT E 2536, OCTOBER 1970

- INTEGRATED COMPUTER AIDED DESIGN SYSTEMS
PROG SJCC 1970, P 207-314
692. HOWIE, H.R. & TAVAN, R.M.
CLS : ON-LINE LOGICAL SIMULATION SYSTEM
PROC 8-IN DAY, ATLANTIC CITY, JUNE 1971, P 314-323
693. HSIAO, M.Y. & CHIA, D.K.
BOOLEAN DIFFERENCE FOR AUTOMATIC TEST PATTERN GENERATION
I&W TECHNICAL REPT TR 09-2149, DEC 1970
ALSO: IEEE COMPUTER GROUP REPCSITRY, R71-92, 1971, 27 P
694. HSIAO, M.Y. & CHIA, D.K.
FUNDAMENTALS OF BOOLEAN DIFFERENCE FOR TEST PATTERN GENERATION
PROC 4TH ANNUAL PRINCETON CCNF ON INFORMATION SCIENCES, MARCH 1970
695. HSIAO, M.Y. & CHIA, D.K.
BOOLEAN DIFFERENCE FOR FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL
MACHINES
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971,
P 9-13
696. HSIAO, M.Y. & CHIA, D.K.
BOOLEAN DIFFERENCE FOR FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL
MACHINES
IEEE TRANS. ON COMPUTERS, VOL C-20, NO 11, P 1356-1361, NOV 1971
697. HSIEH, L.P.
OPTIMAL CHECKING EXPERIMENTS FOR SEQUENTIAL MACHINES
ENG SC D THESIS, COLUMBIA UNIV, NY, 1969
698. HSIEH, L.P.
CHECKING EXPERIMENTS FOR SEQUENTIAL MACHINES
IEEE TRANS. ON COMPUTERS, VOL C-20, NO 10, P 1152-1167, OCT 1971
699. HURHOLD, R.J.
SOFTWARE PAGING OF LIST DATA STRUCTURES FOR INTERACTIVE
ENGINEERING DESIGN
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 31-37,
IEE CCNF PUBL NO 86
700. HUSSON, S.S.
INTERACTIVE GRAPHICS FOR INTEGRATED CIRCUIT LAYOUT DESIGN
RECORD IEE INT CCNF, 1965, P 384-385
701. HUGHES, J.S. & LALLIER, K.W.
AUTOMATED COMPONENT PLACEMENT AND PIN ASSIGNMENT
IBM REPT 65-825-1422, FEB 1965
702. HURST, R.C.
THE FEASIBILITY OF AN ELECTRICAL/ELECTRONIC (ELECSYS)
WHICH USES THE INTEGRATED CIVIL ENGINEERING SYSTEM (ICES)
UCLA, DEPT OF ELECTRICAL ENGINEERING, MASTER'S THESIS, 1969
703. HURST, R.C. & ROSENSTEIN, A.B.
704. HSUSSON, S.S.
MICROPROGRAMMING
PRENTICE HALL 1970
705. HUTCHISON, J.D.
AN EFFICIENT METHOD FOR GENERATING FAULT TESTS FOR LSI
SEQUENTIAL CIRCUITS
IEEE COMPUTER GROUP REPOSITORY, R 70-94, 55 PP, 1970
706. BUTTLY, N.A.
AUTOMATED PRODUCTION OF WIRING SCHEDULES AND PRINTED CIRCUIT
LAYOUT
MARCONI REVIEW, VOL 31, P 20-31, 1968
707. BUTTLY, N.A.
THE DESIGN AND PRODUCTION OF ELECTRONIC EQUIPMENT WITH THE
AID OF COMPUTERS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1966, P 161-167,
IEE CCNF PUBL NO 51
708. HYMAN, B. & VERSES, M.J.
COMPUTER AUTOMATED DESIGN AND THERMAL ANALYSIS OF PRINTED CIRCUIT
BOARDS
RECORD 8TH INT ELECTRONIC CIRCUIT PACKAGING SYMP, WESCON
1967, IECP 4/3, P 1-14
709. IBM
ENGINEERING DESIGN DATA PROCESSING AT IBM
IBM GENERAL INFORMATION MANUAL E20-8155
710. IBM
THREE-DIMENSIONAL PLACEMENT AND ROUTING
IBM DATA PROCESSING APPLICATION MANUAL E20-0119-C (84 PP)
711. ICHIKAWA, T. & WATANABE, T.
A SYSTEMATIC METHOD OF FINDING DIAGNOSTIC TEST FUNCTIONS
IMPLEMENTATION
ELECTRONICS AND COMM IN JAPAN, VOL 52-C, NO 4, P 165-172, 1969
712. ICHIKAWA, T. & WATANABE, T.
A METHOD OF FINDING DIAGNOSTIC TEST FUNCTIONS AND A NAGLF TC COMPUTER
IMPLEMENTATION
IEEE COMPUTER GROUP REPOSITORY, R 69-44, 40 PP, 1969
713. IDE, R.E. & SUHOCKI, F.J.
USER'S MANUAL - LOGIC SYSTEM SIMULATOR
IBM RIPT 65-578-C1, JANUARY 1965
714. IEE
INT CCNF ON COMPUTER-AIDED DESIGN.
UNIV OF SOUTHAMPTON, 15-18 APRIL 1969, IEE CONF PUBL NC 51

715. ILLFALVI-VITE
TOPOLOGICAL PLANNING OF THIN-FILMED RESISTORS USING A COMPUTER
PERIODICA POLYTECNICA, EL ENG, VOL 16, NO 3, P 301-318, 1972
716. INAGAMI, M.
FAULT DIAGNOSIS OF COMBINATIONAL CIRCUITS USING BOOLEAN DIFFERENCE
PROG 1ST USA-JAPAN COMPUTER CONF, TOKYO, OCT 1972, P 419-425
717. INOSE, H. & SAKAUCHI, M.
SYSTEMS OF AUTOMATIC FAULT DIAGNOSABLE LOGICAL CIRCUITS BY
FUNCTION CONVERSION METHODS
PROC 1ST USA-JAPAN COMPUTER CONF, TOKYO, OCT 1972, P 426-430
718. IVERSON, K.F.
A COMMON LANGUAGE FOR HARDWARE, SOFTWARE AND APPLICATIONS
PROG IJCC 1962, P 121-129
719. JACKSON, J.M. & BRISBANE, A.D. & SANDBANK, C.P.
AUTOMATED INTERCONNECTION PROCESSES FOR SEMICONDUCTOR INTEGRATED
CIRCUIT SLICES
PROC JOINT CCNS CN IC'S, MAY 1967, P 181-191. IEE CONF PUBL NO 30
720. JACKSON, T.M. & KWEE, T.J.
LASER CUTS MASAS TO SIZE
PROC SJCC, 1967, P 761-764
721. JACOBOWITZ, U.
A LOGIC ORIENTED DIAGNOSTIC PROGRAM
ELECTRONICS, JAN 20, 1969, P 81-84
722. JACORY, K.
ENSURING USE OF DESIGN AUTOMATION
RECORD FILE INT CONV, 1965, VCL 13, PT 3, P 1-3
723. JACORY, K. & LALLHENTE, A.R.
USING A COMPUTER TO DESIGN A COMPUTER
COMPUTERS AND AUTOMATION, APRIL 1966, P 36-39
724. JAGADESAN, N.N.
MINIMISATION OF EXCLUSIVE-OR AND LOGICAL-EQUIVALENCE CIRCUITS
SC.D. THESIS, WASHINGTON UNIV, 125 PP, 1971, SUP Y.H. CHUANG &
D.F. WANG ; DISS ABSTR VOL 32, NO 2, P 939 ; UNIV MICROFILMS
NC 71-19544
725. JAIN, G.C. & ADSHEAD, H.G.
AUTOMATIC EXHAUSTIVE TESTING AND DIAGNOSTICS OF SEQUENTIAL
LOGIC NETWORKS
DIGEST AND SYMPOSIUM ON FAULT TOLERANT COMPUTING, JUNE 1972, P 73-78
726. JAIN, G.C. & BELL, P.
AN INTERACTIVE DESIGN SYSTEM FOR LARGE COMPUTERS
PROC ONLINE'72, UTMNDGF, ENGLAND, SEPT 1972, VOL 1, P 221-242
727. JANISON, J.F.
USER'S MANUAL UCARDS (UNION CARBIDE AUTOMATIC ROUTING AND
DESIGN SYSTEM FOR PRINTED CIRCUIT BOARDS)
KEPT K-1736-REV (CF-STI), 1968
728. JANISON, J.F.
UCARDS : UNION CARBIDE AUTOMATIC ROUTING AND DESIGN SYSTEM FOR
PRINTED CIRCUIT BOARDS
IBM PROGRAM LIBRARY J60D-16.0.001 (WRITE UP)
729. JANISON, J.F.
PROGRAMMER'S MANUAL UCARDS (UNION CARBIDE AUTOMATIC ROUTING
AND DESIGN SYSTEM FOR PRINTED CIRCUIT BOARDS)
CFSTI REPT CTC4
730. JARVIS, D.B.
THE DESIGN OF IC MASKS
PROC SYMP INTERACTIVE COMPUTER GRAPHICS, DELFT, THE NETHERLANDS,
OCT 1970
731. JARVIS, J.F.
INTERACTIVE GRAPHICS MASK DESIGN PROGRAM
DIGEST ISSCC, 1971, P 116-117
732. JARVIS, J.F.
THE DESIGN OF INTERACTIVE GRAPHICS AIDS TO MASK LAYOUT
PROC IEEE, VOL 60, NO 1, P 35-39, JAN 1972
733. JAZAYERI, N.
A PROGRAMMED INTRODUCTION FOR USERS OF A COMPUTER-AIDED DESIGN
SYSTEM
CASE WESTERN UNIV, MASTER'S THESIS, 1973; ALSO: JENNINGS COMPUTING
CENTER, KEPT 1130, SEPI 1973
734. JELLINE, H.J.
SYSTEM FAULT DIAGNOSIS
PROC 2ND HAWAII CONF ON SYSTEM SCIENCES, JAN 1969, P 873-876
735. JENSEN, P.A.
BIBLIOGRAPHY ON REDUNDANCY TECHNIQUES
W.H. PIERCE, FAILURE TOLERANT COMPUTER DESIGN, AC PRESS, 1965
736. JEPHSON, J.S. & MCGUAVRAY, R.P. & VEGGELSBORG, R.B.
A THREE-VALUED COMPUTER DESIGN VERIFICATION SYSTEM
IBM SYSTEM J, VOL 6, NO 3, P 178-188, 1969
737. JOHNSON, R.A. & KLETSKY, E. & BRULE, J.
DIAGNOSIS OF EQUIPMENT FAILURES
SYRACUSE UNIV RESEARCH INST, TECH REPT; ALSO: AD-213576, 1959
738. JONES, F.K. & MAYS, C.H.
AUTOMATIC TEST GENERATION METHODS FOR LARGE SCALE INTEGRATED
LOGIC

- IEEE JOURNAL OF SOLID STATE CIRCUITS, VOL SC-2, P 221-226, 1967
739. KADIS, R. & THOMPSON, A. L. & VOLKMAN, W. J. JR & HILL, W. L. & GILLYNTE, C.
BUILDING-rtCLOCK PROGRAMS FOR THE LAYOUT OF PRINTED CIRCUIT BOARDS
UTILIZING INTEGRATED CIRCUIT PACKS (DARLINS V.2)
PROC 5-TH DAS., WASHINGTON, JULY 1968, P 5-1-5-16
740. KAFTANOGLU, B.
EVALUATION ON GENERAL SOFTWARE SYSTEMS AND APPLICATIONS OF
COMPUTER-AIDED DESIGN
ICT, LONDON, JULY 1966, 19 PP
741. KAIN, H. J. & MAY, J. W. R.
THE USE OF LOGIC SIMULATION IN THE DESIGN OF A LARGE COMPUTER
SYSTEM
PROG 1ERE CONF ON COMPUTER SYSTEMS AND TECHNOLOGY, LONDON,
OCT 1972 ; 1ERE CONF PROC NO 25, P 19-30
742. KAJITANI, K. & TEZUKA, Y. & KASAIKA, Y.
DIAGNOSIS OF MULTIPLE FAULTS IN COMBINATIONAL CIRCUITS
ELECTR AND COMM IN JAFAN, VOL 52-C, NO 4, P 123-131, 1969
743. KALISH, H. J.
MACHINE AIDED PREPARATION OF ELECTRICAL DIAGRAMS
BELL LABS RECORD, VOL 41, P J38-345, OCT 1963
744. KALLAS, J. L.
COMPUTER-AIDED WIRING DESIGN
BELL LABS RECORD, VOL 42, NO 11, P 342-349, NOV 1964
745. KANAL, S.
DIAGNOSIS OF INTERMITTENT FAULTS IN DIGITAL SYSTEMS
PHD THESIS, MICHIGAN STATE UNIV, 1972, 156 PP ; DISS ABSTR
VOL 33, NO 11, P 5241B ; UNIV MICROFILMS NO 73-12748
746. KANAL, S. & PAGE, C. V.
DETECTION OF INTERMITTENT FAULTS IN COMBINATIONAL CIRCUITS
PROC 10TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY,
P 111-122, OCT 1972
747. KANE, J. R. & YAU, S. S.
ON THE DESIGN OF EASILY TESTABLE SEQUENTIAL MACHINES
EFCG-23 12TH ANN SYMP ON SWITCHING AND AUTOMATA THEORY, OCT 1971,
P 38-42
748. KAPOSI, A. A.
LOGIC TESTING BY SIMULATION
PRGC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 31-40
IEE CONF PUBL NO 51
749. KAPOSI, A. A.
NOTES ON COMPUTER AIDED DESIGN OF LOGICAL NETWORKS
COMPUTER AIDED DESIGN, VOL 2, NO 1, P 3-6, 1969
750. KAPOSI, A. A. & HOLMES, D. R.
TRANSIENT TESTING OF LOGIC NETWORKS
COMPUTER AIDED DESIGN, VOL 2, P 23-28, 1969
751. KAPOSI, A. A. & HOLMES, D. R.
LOGIC NETWORK ANALYSIS
COMPUTER AIDED DESIGN, VOL 3, NO 1, P 9-15, AUG 1970
752. KAPOSI, J. F. & KAPOSI, A. A.
TESTING SWITCHING NETWORKS FOR SHORT-CIRCUIT FAULTS
ELECTRONICS LETTERS, VOL 8, NO 24, P 586-587, NOV 1972
753. KARP, R. M.
FUNCTIONAL DECOMPOSITION OF SWITCHING CIRCUIT DESIGN
JSTAN, VOL 11, P 291-335, JUNE 1965
754. KARP, R. M. & MC FARLIN, F. F. & ROTH, J. P. & WILTS, J. K.
A COMPUTER PROGRAM FOR THE SYNTHESIS OF COMBINATIONAL SWITCHING
CIRCUITS
PROC 2ND ANNUAL SYMP ON SWITCHING CIRCUIT THEORY AND LOGICAL
DESIGN 1972-1974, OCT 1961
755. KASKEY, Y. & LUOFF, H. & PRYWE, N. S.
APPLICATIONS OF COMPUTERS TO CIRCUIT DESIGN FOR UNIVAC'S
PROC WJCC, 1961, P 185-205
756. KATZ, D. & PARDEE, S.
PROGRAMS AND MACHINES IN DESIGN AND LAYOUT OF IC'S
IEE INT CONV 1971, P 634-635
757. KATZ, J. M.
OPTIMIZING BIT TIME COMPUTER SIMULATION
CACN, VOL 6, NO 11, P 679-685, NOV 1963
758. KATZENELSON, J.
AEDNET, A SIMULATOR FOR NON-LINEAR NETWORKS
PROC IEEE, VOL 54, NO 11, P 1536, NOV 1966
759. KAUTZ, W. H.
AUTOMATIC FAULT DETECTION IN COMBINATIONAL SWITCHING NETWORKS
PROC AIEE 2ND ANNUAL SYMPCUSUN ON SWITCHING THEORY AND LOGICAL
DESIGN, OCT 1961, P 155-214
760. KAUTZ, W. H.
FAULT DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS
DIGEST 1ST ANNUAL IEEE COMPUTER CONF, CHICAGO, SEP 1967, P2-5
761. KAUTZ, W. H.
TESTING FAULTS IN COMBINATIONAL CELLULAR AUTOMATS
PRGC 8TH ANNUAL SYMP ON SWITCHING AND AUTOMATA THEORY, AUSTIN,
OCT 1967, P 161-174
762. KAUTZ, W. H.

- FAULT TESTING AND DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-17, NO 4, P 352-366, APRIL 1968
763. KAUFZ, W.H.
TESTING FOR FAULTS IN WIRING NETWORKS
IEEE COMPUTER GROUP REPOSITORY, R 72-212, 14 P., 1972
764. KAWASAKI, J. & ENDO, H.
FUNDAMENTAL RULES FOR IMPLEMENTING AND WIRING OF IC PACKAGES
ELECTRICAL ENG IN JAPAN, VOL 92, NO 3, P 130-140, MAY-JUNE 1972
765. KEINER, W.L.
FAULT DIAGNOSIS FOR THE POSEIDON FIRE CONTROL COMPUTER
NAVAL WEAPONS LAB, TECH REPT TR-2538, MAY 1971
766. KEINER, W.L.
FUNCTIONAL TESTING - A USER LOOKS AT LOGIC SIMULATION
PROC 10TH DAW, PCFTLAND, JUNE 1973, P 151-158
767. KENNEY, J.O.
BUNDLING (CABLE SIGNAL ASSIGNMENT)
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 15.1-15.19
768. KERNIGHAN, B.W.
SOME GRAPH PARTITIONING PROBLEMS RELATED TO PROGRAM SEGMENTATION
PHD THESIS, PRINCETON UNIV, JAN 1969
769. KERNIGHAN, B.W. & LIN, S.
AN EFFICIENT HEURISTIC PROCEDURE FOR PARTITIONING GRAPHS
ESTJ, VOL 49, NO 2, P 291-307, FEB 1970
770. KERNIGHAN, B.W. & SCHWEIKERT, D.G. & PERSKY, G.
AN OPTIMUM CHANNEL ROUTING ALGORITHM FOR POLYCELL LAYOUTS OF
INTEGRATED CIRCUITS
PRGC 15TH DAW, PORTLAND, JUNE 1973, P 50-59
771. KINE, C.R.
A FAILURE DETECTION METHOD FOR SEQUENTIAL CIRCUITS
DEPT OF EL ENG, UNIV OF IOWA, REPT 66-13, JAN 1966,
(PHD THESIS)
772. KINE, C.R.
AN ORGANISATION FOR CHECKING EXPERIMENTS OR SEQUENTIAL CIRCUITS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-15, NO 1, FEB 1966,
P 113-115
773. KINE, C.R.
A DIAGNOSTIC ANALYSIS MODEL FOR DIGITAL SYSTEMS
PRGC 2ND HAWAII INT CONF ON SYSTEMS SCIENCES, 1969, P 881-884
774. KINE, C.R.
AN ANALYSIS MODEL FOR DIGITAL SYSTEM DIAGNOSIS
IEEE TRANS ON COMPUTERS, VOL C-19, NO 11, P 1963-1973, NOV 1970
775. KINE, C.R. & ELLENBECKER, M.J.
THE GENERALIZED FAULT TABLE AND ITS USE IN DIAGNOSTIC TEST
PROC NEC, VOL 25, P 663-667, DEC 1969
776. KINOSHITA, K.
SOME CONSIDERATIONS ON THE FAULT DIAGNOSIS OF SEQUENTIAL CIRCUITS
ELECTRONICS AND COMMUNICATIONS IN JAPAN, VOL 46, P 20-25, SEP 1963
777. KIRBY, D.B. & ROSENTHAL, C.B.
A COMPUTER PROGRAM FOR PREPARING WIRING DIAGRAMS
AIEE, TRANS ON COMM AND ELECTRONICS, VOL 80, P 509-513, NOV 1961
PAPER 60-1097
778. KIRUPATHIRAT, T.I. & CLARK, N.R.
PERT AS AN AID TO LOGIC DESIGN
IBM J OF RESEARCH AND DEVELOPMENT, VOL 10, NO 2, P 135-141, 1966
PROC 10TH DAW, PCFTLAND, JUNE 1973, P 222-227
779. KITAMURA, T. & WATANABE, T.
PRESENT AND FUTURE IN DESIGN AUTOMATION SYSTEMS
PROC 10TH DAW, PCFTLAND, JUNE 1973, P 222-227
780. KLJELKERUD, E.
A COMPUTER PROGRAM FOR THE SYNTHESIS OF SWITCHING CIRCUITS BY
DECOMPOSITION
IEEE TRANS ON COMPUTERS, VOL C-21, NO 6, P 568-573, JUNE 1972
ALSO: IEEE COMPUTER SOCIETY REPOSITORY, #71-24.
781. KLAMERUS, L.J.
COMPUTER CATALOG FOR ELECTRONIC COMPONENTS
SANDIA LABS, REPT SC-DR-720816M, 26 PP., NOV 1972
NTIS SC-DR720816
782. KLAYTON, A.R.
FAULT ANALYSIS FOR COMPUTER MEMORY SYSTEMS AND COMBINATIONAL
LOGIC NETWORKS
PHD THESIS, LEHIGH UNIV 1971, 181 PP;
NO 5, P 2710B; UNIV MICROFILMS NO 71-27723
783. KLAYTON, A.R. & BAKER, T.A. & LARRY, A.I.
FAULT DETECTION AND DIAGNOSIS OF MEMORY SYSTEM FAULTS
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 269-277
784. KLAYTON, A.R. & SUSSKIND, A.K.
MULTIPLE FAULT DETECTION TESTS FOR LOCP-FREE LOGIC NETWORKS
DIGEST IEEE INT COMPUTER SOCIETY CCNF, BOSTON, SEPT 1971, P 77-78
785. KLEMETSZO, R.R. & MINTURN, G.A. & WRIGHT, A.I.
GRAPHIC DISPLAY TECHNIQUES IN THE AUTOMATED INTERCONNECTION PROCESS
PROC 5-TH DAW, WASHINGTON, JULY 1968, P 20.1-20.16

786. KICCHNO, M. & CASE, P.W. & GRAFF, H.H.
THE RECORDING, CHECKING AND PRINTING OF LOGIC DIAGRAMS
PROC FJCC, 1956, P 108-118
787. KNUDSEN, M.
PMSL : AN INTERACTIVE LANGUAGE FOR HIGH LEVEL DESCRIPTION
AND ANALYSIS OF COMPUTER SYSTEMS
TECH. REPT., DEPT OF COMPUTER SCIENCE, CARNEGIE MELLON UNIV, 1972
788. KNUDSEN, M.J.
PMSL - AN INTERACTIVE LANGUAGE FOR SYSTEM LEVEL DESCRIPTION AND
ANALYSIS OF COMPUTER STRUCTURES
PHD THESIS, CARNEGIE MELLON UNIV, 1972, 262 P
DISS ABSTR. VOL 34, NC 3, P 1067B; UNIV MICROFILMS NO 73-21081
789. KNUDSEN, M.J.
PMSL, AN INTERACTIVE LANGUAGE FOR SYSTEM-LEVEL DESCRIPTION AND
ANALYSIS OF COMPUTER SYSTEMS
ABSTRACTS COMPUTER SCIENCE CONF, COLUMBUS, OHIO, FEB 1973,
SESSION 14C
790. AGDANDAPANI, A.E. & SWANY, S.
DIAGNOSIS OF SINGLE CELL FAILURES IN CUTPOINT CELLULAR ARRAYS
IEEE COMPUTER GROUP REPOSITORY, R72-235, 15 P, 1972
791. KODRES, U.R.
GEOMETRICAL POSITIONING OF CIRCUIT ELEMENTS IN A COMPUTER
AIEE FALL GENERAL MEETING, OCT 1959, PAPER CP-59-1172
792. KODRES, U.R.
FORMULATION AND SOLUTION OF THE CIRCUIT CARD DESIGN PROBLEM
THROUGH USE OF GRAPH METHODS
IBM TECHNICAL REPT 00.796, 1961
793. KODRES, U.R.
FORMULATION AND SOLUTION OF CIRCUIT CARD DESIGN PROBLEMS THROUGH
USE OF GRAPH METHODS
PROC IECP SYM, BOULDER, COLORADO
ADVANCES IN ELECTRONICS CIRCUIT PACKAGING , G.A. WALKER, ED. ,
VOL 2, P 121-142, 1961
794. KODRES, U.R.
FORMULATION AND SOLUTION OF CIRCUIT CARD DESIGN PROBLEMS THROUGH
USE OF GRAPH METHODS
ADVANCES IN ELECTRONIC CIRCUIT PACKAGING , VOL 2, ED BY G.A.WALKER
PLENUM PRESS, NEW YORK , P 121-142, 1962
795. KODRES, U.R.
LOGIC CIRCUIT LAYOUT
PROG. JOINT CCNF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ANALYSIS, OCT 1965, P 165-191
796. KODRES, U.R.
- PARTITIONING AND CARD SELECTION
M.A. PREULK, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 4) ,
PRENTICE HALL, 1972
797. KODRES, U.R. & LIPPMAN, H.E.
SALT BOARD LAYOUT
IBM TECHNICAL REPT 00.1010, MARCH 1964
798. KOFORD, J. & WALKER, R.
FAIKIN JI : USER'S MANUAL
FAIRCHILD SEMICONDUCTOR, 48 P , 1969
799. KOFORD, J.S. & MAYS, C.H.
CUSTOM DESIGN OF MOS LSI
IEEE COMPUTER GROUP CONF, 1968 , P 20-22
800. KOFORD, J.S. & STRICKLAND, P.R. & SPORZYNSKI, G.A. & HUBACHER, E.M.
USING A GRAPHIC DATA PROCESSING SYSTEM TO DESIGN AUTOMAT FOR
MANUFACTURING HYBRID INTEGRATED CIRCUITS
PROC FJCC 1966, P 229-246
801. KOGA, Y.
A CHECKING METHOD OF WIRING
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 173-177
802. KOGA, Y.
A CHECKING METHOD OF WIRING
IEEE COMPUTER GROUP REPOSITORY, R 70-77, 18 PP, 1970
803. KOGA, Y. & CHEN, C. & NAMURA, K.
A METHOD OF TEST GENERATION FOR FAULT LOCATION IN COMBINATIONAL
LOGIC
PROC FJCC, 1970, P 69-78
804. KOGA, Y. & MURATA, F.
FAULT LOCATION TEST GENERATION FOR COMBINATIONAL LOGIC NETWORKS
DIGEST INT SYM ON FAULT TOLERANT COMPUTING, JUNE 1972, P 131-136
805. KOHAVI, L.
FAULT DIAGNOSIS OF LOGICAL CIRCUITS
PROC 10TH ANNUAL SYMP SWITCHING AND AUTOMATA THEORY, OCT 1969,
P 166-173
806. KOHAVI, L.
FAULT DETECTION EXPERIMENTS FOR LOGICAL NETWORKS
PHD THESIS, POLYTECHNIC INST OF BROOKLYN, 1970, 108 PP
SUP E.J. SMITH ; DISS AUSTRIA, VOL 31, NO 7, P 40-47H ; UNIV
MICROFILMS NO 70-26071
807. KOHAVI, L.
DETECTION OF FAULTS IN COMBINATIONAL LOGIC NETWORKS
IEEE COMPUTER GROUP REPOSITORY, R 70-110, 46 PP, 1970

808. KOHAVI, I. & KOHAVI, Z.
VARIABLE LENGTH DISTINGUISHING SEQUENCES AND THEIR APPLICATION
TO THE DESIGN OF FAULT DETECTION EXPERIMENTS
IEEE TRANS ON COMPUTERS, VOL C-17, P 792-795, AUG 1968
809. KOHAVI, I. & KOHAVI, Z.
DETECTION OF MULTIPLE FAULTS IN COMBINATIONAL LOGIC NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 6, P 556-568, JUNE 1972
810. KOHAVI, Z. & LAVALLE, P.
DESIGN OF DIAGNOSABLE SEQUENTIAL MACHINES
PROC SJCC, 1967, P 713-718
811. KOHAVI, Z. & LAVALLE, P.
DESIGN OF SEQUENTIAL MACHINES WITH FAULT DETECTION CAPABILITIES
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 473-484, AUG 1967
812. KOHAVI, Z. & SPRIES, D.A.
DESIGNING SETS OF FAULT DETECTION TESTS FOR COMBINATIONAL
LOGIC CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 12, P 1463-1469, DEC 1971
813. KOJIMA, S. & SPRIES, D.A.
DETECTION OF FAILURES IN COMBINATIONAL DIGITAL CIRCUITS
PROC IFIP, VOL 118, NO 5, P 643-648, MAY 1971
814. KOJIMA, S. & TANAKA, C. & KANADA, H.
GENERATION AND REDUCTION OF DIAGNOSTIC DATA
IEEE COMPUTER GROUP REPOSITORY, R7-181, 22 P, 1972
815. KULIAS, J.J.
TRENDS IN HIGH SPEED COMPUTER PACKAGING INTERCONNECTIONS
PROC NEPCON, 1970, P 9.1-9.12
816. KOO, C.C. & MILIZZI, J.W. & PASQUARIELLO, J.
AN EXPERIMENTAL INTERACTIVE LOGIC NETWORK ANALYZER
RECORD 4TH ASIMICMAR CONF ON CIRCUITS AND SYSTEMS, P 203-207, 1970
817. KUCKEN, H.L.
PIN ASSIGNMENT IN AUTOMATED PRINTED CIRCUIT BOARD DESIGN
PRCC 9TH DAW, DALLAS, JUNE 1972, P 72-79
818. KUVIJANC, P.
AN INTERACTIVE SYSTEM AS A TOOL FOR AUTOMATED LOGICAL DESIGN
CASE WESTERN RESERVE UNIV, MASTER'S THESIS, 1973
819. KOZAWA, T. & HORINO, H. & WATANABE, K. & NAGATA, M.
BLOCK AND TRACK METHOD FOR AUTOMATED LAYOUT GENERATION OF MOS-LSI
ARRAYS
DIGEST ISSCC 1972, P 62-63
820. KRAPCHIN, A.I. & POKROVSKIY, A.N. & MALGINOV, E.N.
PACKAGING AND PLACEMENT OF MODULES IN AUTOMATED DESIGN OF
808. KOHAVI, I. & KOHAVI, Z.
RADIO-ELECTRONIC EQUIPMENT
EDITED MACHINE TRANSLATION, FOREIGN TECHNOLOGY DIV.,
WRIGHT PATTERSON AFB, OHIO, KEPT F1D-MT-24-347-70, 17 PP,
FEB 1971 : CSTI AD 726 611
821. KRARUP, J.
A BRANCH-BOUND ALGORITHM FOR A WIRING PROBLEM
BIT, VOL 9, NO 2, P 133-156, 1969
822. KREINICK, S.J.
A COMPUTER PROGRAM TO DESIGN PRODUCTION SPECIFICATIONS FOR
INTEGRATED CIRCUIT TRANSISTORS
MASTER'S THESIS, IOWA STATE UNIV, FEB 1970
823. KRIEWAHL, T.J. & MILLER, N.E.
CIBOL - AN INTERACTIVE GRAPHICS PROGRAM USED IN THE DESIGN OF
PRINTED CIRCUIT BOARDS AND GENERATION OF ASSOCIATED ARTWORKS
PROC 8TH DAW, JUNE 1971, P 304-313
824. KRIZ, T.A.
MACHINE IDENTIFICATION CONCEPTS OF PATH SENSITIZING FAULT DIAGNOSIS
PKOC 10TH ANNUAL SYMP ON SWITCHING AND AUTONOMA THEORY, WATERLOO,
CANADA, OCT 1969, P 174-181
825. KRIZ, T.A.
A PATH SENSITIZING ALGORITHM FOR DIAGNOSIS OF BINARY SEQUENTIAL
LOGIC
PROC IEEE INT COMPUTER GROUP CONF, WASHINGTON, JUNE 1970,
826. KROLAK, P. & FELTS, W. & NABLE, G.
A MAN-MACHINE APPROACH TOWARDS SOLVING THE TRAVELLING SALESMAN
PROBLEM
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 253-264
827. KRCINSKY, S.P. & SASS, W.H.
REVISING AN OPERATIONAL GRAPHIC DESIGN SYSTEM
PROC 9TH DAW, ATLANTIC CITY, JUNE 1971, P 10.1-117
828. KRCINSKY, S.P. & SHATTUCK, P.B. & QUARTELL, G.J.
LOGIC CARD TESTER
IBM TECH DISCLOSURE BULLETIN, VOL 14, NO 4, P 1242-1243, SEPT 1971
829. KUBO, M. & NAGATA, M. & KOZAWA, T. & FUJITA, M.
LSI LAYOUT BY AN ADVANCED FIXED PATTERN APPROACH
ELECTRICAL ENGINEERING IN JAPAN, VOL 91, NO 4, P 1-9, JULY 1972
830. KUHN, H.W.
THE HUNGARIAN METHOD FOR THE ASSIGNMENT PROBLEM
NAVAL RESEARCH LOGISTICS QUARTERLY, VOL 2, NO 1-2, P 83-87, 1955
831. KUHN, H.W.
VARIANTS OF THE HUNGARIAN METHOD FOR ASSIGNMENT PROBLEMS

- NAVAL RESEARCH LOGISTICS QUARTERLY, VOL. 3, NO. 4, P 253-256, 1956
PROBLEMS BURROUGHS REPT TR60-40, JUNE 1960
832. KUNTZMANN, J. & COCHAIN, R. & LACOUR, J. & MIRAT, G. &
VINCENT-CARREFOUR, J.
LA CONCEPTION ASSISTEE PAR ORDINATEUR (CAO) DANS LES DOMAINES DE
L'ELECTRONIQUE ET DES ENSEMBLES LOGIQUES
CNDF ELECTRIQUE, VOL 49, NO 1, P 3-11, JAN 1969
833. KUO, F.-F.
PROC IEEE, VOL 54, NO 6, P 820-829, JUNE 1966
834. KUO, F.-F.
ELECTRONIC CIRCUIT DESIGN BY COMPUTER
PRCC COMPUTER 70, TOKYO, JAPAN, OCT 1970, P 157-159
835. KUO, F.-F. & MAGNUSEN, W.G.
A DESIGN SUPERVISORY MONITOR SYSTEM FOR COMPUTER-AIDED CIRCUIT
DESIGN
PROC NFC, VOL 24, P 760-763, DEC 1968
836. KUO, F.-F. & MAGNUSEN, W.G.
COMPUTER ORIENTED CIRCUIT DESIGN
PRENTICE HALL, 1969
837. KUO, F.-F. & MAGNUSEN, W.G.
AN OVERVIEW OF COMPUTER-AIDED CIRCUIT DESIGN
HAWAII UNIV, HONOLULU, DEPT OF ELECTRICAL ENGINEERING, 1969
CLEANINGHOUSE AD 692 891
838. KUO, F.-F. & MAGNUSEN, W.G. & WALSH, W.J.
COMPUTER GRAPHICS IN ELECTRONICS DESIGN
LAWRENCE RAD LABS, REPT 71176, JULY 1968
839. KUO, F.-F. & MAGNUSEN, W.G. & WALSH, W.J.
COMPUTER GRAPHICS IN ELECTRONICS DESIGN
DATAWATION, VOL 1, NO 3, MARCH 1969
840. KUKALOWSKI, G.
SUR LE PROBLEME DES COURBES GAUCHE EN TOPOLOGIE
FUNDAM. MATH., VOL 15, P 271, 1930
841. KURODA, A. & WADA, A. & TSUKAMOTO, Y.
DESIGN AUTOMATION SYSTEM FOR ELECTRONIC CIRCUIT PACKAGE USED
IN ELECTRONIC SWITCHING SYSTEMS
FUJITSU SCIENTIFIC AND TECHNICAL J., VOL 8, NO 1, P 47-69, MARCH 1972
842. KURTZBERG, J.M.
APPROXIMATION METHODS FOR SOLUTION OF LARGE SCALE ASSIGNMENT
FACILITYS TECH REPT TR-60-32, JUNE 1960
843. KURTZBERG, J.M.
BACKWARD WIRING ALGORITHM FOR THE PLACEMENT AND CONNECTION ORDER
LANDGRAFT, R.W. & YAU, S.S.
844. KURTZBERG, J.M.
ON APPROXIMATION METHODS FOR THE ASSIGNMENT PROBLEM
JACM, VOL 9, NO 4, P 419-439, OCT 1962
845. KURTZBERG, J.M.
ALGORITHMS FOR BACKPLANE FORMATION
SYMP ON MICROLELECTRONICS AND LARGE SYSTEMS (ED. S.O.J. VATHIS),
P 51-76, SPARTAN BOOKS, 1964
846. KURTZBERG, J.M.
COMPUTER MECHANIZATION OF DESIGN PROCEDURES
PROC 6TH ANNUAL ALIE CONF., DETROIT, OCT 1964
847. KURTZBERG, J.M.
A NOTE ON THE PERFORMANCE CONSTRAINED COMPONENT SELECTION PROBLEM
PROC JOINI CCNF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ANAHEIM, OCT 1969, P 435
848. KURTZBERG, J.M. & ESTES, R.
INITIAL CARD PLACEMENT ALGORITHM : AN EVALUATION
BURROUGHS REPT TP61-44, AUG 1961
849. KURTZBERG, J.M. & GORMAN, D.F. & RUSSO, R.L. & DONATH, W.F. & BREUER, R.
COMPUTER DESIGN AUTOMATION : WHAT NOW AND WHAT NEXT
PROC FJCC 1968, P 1438-1503
850. KUSUNOKI, K.
DEX - DESIGN AUTOMATION SYSTEM COOPERATIVE DEVELOPMENT
PROC 10TH DAW, PORTLAND, JUNE 1973, P 187-192
851. LABAHN, P.P.
CAM SOFTWARE - INPUTS REQUIRED AND OUTPUTS PRODUCED
RECORD WSCON, 1971, SESSION 22-2
852. LAMBERT, A.G.
LICADS - INTEGRATED INTERACTIVE COMPUTER AIDED DESIGN SYSTEM
PHD THESIS, UNIF OF MISSOURI, ROLLA, 1972, 56 PP ; DISS ABSTR,
VOL 34, NO 1, P 222B ; UNIV MICROFILMS, NC 73-17087
853. LAND, A.H. & STAIRS, S.W.
THE EXTENSION OF THE CASCADE ALGORITHM TO LARGE GRAPHS
MANAGEMENT SCIENCE, VOL 14, NO 1, P 29-33, SEP 1967
854. LANDGRAFF, R.W.
FAULT DETECTION, LOCATION AND RECOVERY ALGORITHMS IN THE DESIGN
OF MAINTAINABLE SYSTEMS
PHD THESIS, NORTHWESTERN UNIV, 1970, 127 PP ; DISS ABSTR, VOL 31,
NO 10, P 520B ; UNIV MICROFILMS, NO 71-10146

73-21452

880. LEEVENS, D.F.A.
THE USE OF A GRAPHICAL DISPLAY IN THE AUTOMATIC DESIGN OF
PRINTED CIRCUIT BOARDS
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 11-20,
IEE CCNF PUBL NO 51
881. LEEVENS, D.F.A.
AUTOMATIC PAINTED CIRCUIT BOARD DESIGN USING A GRAPHICAL DISPLAY
CCNF CN COMPUTER SCIENCE AND TECHNOLOGY, UNIV OF MANCHESTER,
JULY 1969, P 29-37; IEE CCNF PUBL NO 55
882. LEEVERS, D.F.A.
COMPUTER-AIDED DIGITAL DESIGN
INFOFCH STATE-OF-THE-ART REPORT ON NEW TECHNOLOGIES, P 421-443,
1971
883. LEFAOVITZ, D.
FILE STRUCTURES FOR ON-LINE SYSTEMS
SPARTAN HOURS, 1968
884. LEHMAN, M. & NEITERL, L.
THE CLOCKING OF COMPUTER LOGIC BY SIMULATION ON A COMPUTER
COMPUTER J., VOL 6, NO 2, P 154-162, JULY 1963
885. LEINER, A.L. & WEINBERGER, A. & COLEMAN, C. & LOBERMAN, H.
USING DIGITAL COMPUTERS IN THE DESIGN AND MAINTENANCE OF NEW
COMPUTERS
IRE TRANS ON ELECTRONIC COMPUTERS, VOL 10, P 680-690, DEC 1961
886. LENAGS, A.A.
FUNCTIONAL SIMULATION TECHNIQUES FOR A TIME DOMAIN INTERCHANGEABLE
FUNCTIONAL AND GATE-LEVEL SIMULATION ENVIRONMENT
PHD THESIS, SOUTHERN METHODIST UNIV, 1972, 181P SUPERVISOR
S.A. SZEGENDI, DISSERTATION ABSTRACTS, VOL 33, NO 9, P 4234B,
MARCH 1973, UNIVERSITY MICROFILMS, ORDER NO 73-5202
887. LEMPEL, A. & EVEN, S. & CEDERBAUM, I.
AN ALGORITHM FOR PLANARITY TESTING OF GRAPHS
INT SYMP ON GRAPH THEORY, KCMC 1966
888. LEPAILLEZ, F. & STARRE, A. & WATERLOT, B.
CRISMAS : A TOOL FOR CONCEPTUAL, REALIZATION, IMPLEMENTATION AND
SIMULATION OF SEQUENTIAL SYNCHRONOUS MACHINES
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 58-71,
IEE CCNF PUBL NO 51
889. LERIA, F. & VAJCIKANI, E.
AN ALGORITHM FOR CONNECTING N POINTS WITH A MINIMUM NUMBER OF
CROSSINGS
CALCLC, VOL 1, P 257-265, 1964
890. LEVI, G. & LUCCIO, F.
A TECHNIQUE FOR GRAPH EMBEDDING WITH CONSTRAINTS ON NODE AND ARC
CORRESPONDENCES
NEW YORK UNIV, DEPT OF EL ENG, REPT 400-207, JULY 1970
891. LEVI, G. & LUCCIO, F.
A WEIGHTED GRAPH EMBEDDING TECHNIQUE AND ITS APPLICATION TO
AUTOMATIC CIRCUIT LAYOUT
CALCOLO, VOL 4, NC 1-2, P 49-60, 1971
892. LEVI, G. & LUCCIO, F.
A TECHNIQUE FOR GRAPH EMBEDDING WITH CONSTRAINTS ON NODE
AND ARC CORRESPONDENCES
INFORMATION SCIENCES, VOL 5, P 1-24, 1973
893. LEVY, H.M. & BRAY, D.W.
FAULT DETECTION METHODS IN COMBINATIONAL DIGITAL LOGIC NETWORKS
CLARKSON COLLEGE OF TECHNOLOGY, PGTSDAM, NY, REPT KADC-YR-72-343,
JAN 1973, 133PP (NTIS AD 760 543)
894. LEWALLEN, D.R.
MOS LSI COMPUTER AIDED DESIGN SYSTEM
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 91-101
895. LEWIN, D.W. & PURSLOW, E.J. & HENNETT, S.K.C.
COMPUTER ASSISTED LOGIC DESIGN - THE CALD SYSTEM
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 343-351,
IEE CCNF PUBL NO 86
896. LEWIN, D.W. & WATFIS, M.C.
COMPUTER AIDS TO LOGIC SYSTEM DESIGN
COMP BULLETIN, VOL 13, P 382-388, NOV 1969
897. LEWIS, D.W.
HAZARD DETECTION BY A CIRCUIT SIMULATION OF LOGIC DEVICES
WITH BOUNDED PROPAGATION DELAYS
PROC 8TH DAW, DALLAS, JUNE 1972, P 157-164
898. LEWIS, R.
NAME : A CAD SYSTEM FOR THE DESIGN OF HYBRID MICROELECTRONIC
CIRCUITS
ISSCC 71 DIGEST, P 114-115 (FEBRUARY 1971)
899. LEWIS, R. & SEGAL, R.
DAWLS - AN INTEGRATED SYSTEMS APPROACH TO COMPUTER-AIDED DESIGN
OF ELECTRONIC SYSTEMS
PROC 5TH DAW, WASHINGTON, JULY 1968, P 27-1-27-16
900. LEWIS, R.S.
AN APPROACH TO TEST PATTERN GENERATION FOR SYNCHRONOUS SEQUENTIAL
CIRCUITS
PHD THESIS, SOUTHERN METHODIST UNIV, 1967, 129 PP, SUP F. H. TATUM
DISS ABSTK: VOL 29, NC 3, P 1007B; UNIV MICROFILMS, NO 65-11643

902. LIBERMAN, A.H.
A SYSTEM FOR COMPUTER AIDED SYNTHESIS OF DIGITAL LOGIC CIRCUITS
L.ENG. THESIS, UNIV OF DETROIT, 1968, 139 PP ; DISS ABSTR, VOL 30,
NO 2, P 65C ; UNIV MICROFILMS, NO 69-12317
903. LIDDELL, P.
DECUPAGE SYNTACTIQUE DE SYSTEMES LOGIQUES DECRIPTS EN CASSANDRE
THESIS, UNIV OF GRENOBLE, MARCH 1970
904. LIN, P.-Y.
ON METHODS OF DETECTING PLANAR GRAPHS
PROC EIGHT MIDWEST SYMP ON CIRCUIT THEORY, P 1.1-1.9, 1965
905. LIN, S.
COMPUTER SOLUTIONS OF THE TRAVELLING SALESMAN PROBLEM
ESTJ, VOL 44, P 2245-2269, 1965
906. LINDERS, J.G. & VANCLEEMPUT, W.M.
AN INTERACTIVE SYSTEM FOR COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT
BOARDS
PROC 25TH ACM NAT CONF BOSTON, AUG 1972, P 390-397 .
907. LINDERS, J.G. & VANCLEEMPUT, W.M.
AN INTERACTIVE SYSTEM FOR COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT
BOARDS
RESEARCH AFFT CSRK-2067, UNIV OF WATERLOO, DEPT OF APPLIED
ANALYSIS AND COMPUTER SCIENCE, JUNE 1972
908. LINDGREN, A.G.
COMPUTER-AIDED CIRCUIT DESIGN : A USER'S VIEWPOINT
SIMULATION, VOL 16, P 195-206 (MAY 1971)
909. LINNEMANN, F.G. & MINICH, C.E.
LOGIC DESIGN SYSTEM
PROC STU DAY, ATLANTIC CITY, JUNE 1971, P 324-346
910. LIU, T.K.
SYNTHESIS OF LOGIC NETWORKS WITH MCS COMPLEX CELLS
PHD THESIS, UNIV OF ILLINOIS, 1972, 232 PP ; DISS ABSTR, VOL 33,
NO 10, P 4761B ; UNIV MICROFILMS, NO 73-9985
911. LIU, TSC-LAI
A SYNTHESIS OF LOGIC NETWORKS WITH MCS COMPLEX CELLS
UNIV OF ILLINOIS, DEPT OF CS, REPT R72-517, MAY 1972,
NTIS PB-210-208
912. LIBERMAN, H. & WEINBERGER, A.
FORMAL PROCEDURES FOR CONNECTING TERMINALS WITH A MINIMUM TOTAL
913. LOCA, B. & LEVKING, L.W. & LIVITSANUSA.
DESIGN AUTOMATION SYSTEMS
PROC OF THE 5TH HAWAII INT CONF ON SYSTEM SCIENCES, HONOLULU
JANUARY 11-13, 1972.
914. LCDATO, V.A.
THE MINIMIZATION OF DISTANCE IN PLACEMENT ALGORITHMS.
COMPUTER JOURNAL, VOL 14, NO 3, P 260-262, AUG 1971
915. LOGAN, J.W.
A DETERMINISTIC NETWORK SYNTHESIZER
PROC NEC, 1969, P 645-650
916. LOGGHE, R.D. & POWER, C.M. & KWCK, H.L.
ICES TABLE 1- AN ICES FILE STORAGE SUBSYSTEM
MIT, DEPT OF CIVIL ENG., REPT R67-54, SEP 1967
917. LOGITTE, J.C. & VINCHON, C.
MISE EN APPLICATION DE LA CONCEPTION ASSISTEE PAR ORDINATEUR
(APPLYING COMPUTER AIDED DESIGN) - IN FRENCH -
COMMUNICATION ET ELECTRONIQUE, NO 35, P 57-68, OCT 1971.
918. LOOMIS, H.H.
DESIGN AUTOMATION, AN OVERVIEW
PROC OF THE 5TH HAWAII INT CONF ON SYSTEM SCIENCES, HONOLULU
JANUARY 1972, P 181-183
919. LUCAS, P.
REQUIREMENTS ON A LANGUAGE FOR LOGICAL DATA PROCESSING
PROC IFIP CONF, MUNICH, 1962, P 556-56C
920. LUCCIO, P.
ON SOME ITERATIVE METHODS FOR THE DETERMINATION OF OPTIMAL
PATHS THROUGH A NETWORK
CALCOLO, VOL 3, P 31-48, 1966
921. LUCCIO, F.
A METHOD FOR THE SELECTION OF PRIME IMPLICANTS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-15, P 205-211,
APRIL 1966
922. LUCCIO, F.
AIDS TO THE SOLUTION OF THE STEINER PROBLEM ON A GRID
PROC OF THE SECOND INT SYM ON NETWORK THEORY,
HERCEG-NOVI, YUGOSLAVIA, JULY 1972, P 424-429
923. LUCCIO, F.
THE STEINER CONNECTION PROBLEM STUDIED ON A GRID
UNIV OF PISA, ISTITUTO DI LABORAZIONE DELL'INFORMATIZIONE, REP. n72
1972

924. LUCCIO, F. & SAMI, M.
AN APPROACH TO THE DESIGN OF PRINTED CIRCUIT BOARDS
WITH THE AID OF COMPUTERS AND DISPLAYS
ATTI DEL X CONVEGNO INTERNAZIONALE DELL'AUTOMAZIONE E
STRUTTURAZIONE, MILANO, NOV 1968
925. LUCCIO, F. & SAMI, M.
DECOMPOSITION OF NETWORKS IN MINIMALLY INTERCONNECTED PARTS
FIRENZE, STUDIO DI MILANO, ISTITUTO DI ELETROTECNICA ED ELETTRONICA,
REPORT 6N-12, JULY 1968
926. LUCCIO, F. & SAMI, M.
ON THE DECOMPOSITION OF NETWORKS IN MINIMALLY INTERCONNECTED
SUBNETWORKS
IEEE TRANS ON CIRCUIT THEORY, VOL CT-16, NO 2, P 164-188, 1969
927. LUKES, J. A.
COMBINATORIAL SOLUTIONS TO PARTITIONING PROBLEMS
PH.D. THESIS, STANFORD UNIV, 1972, 130 PP ; DISS ABSTR, VOL 33,
NO 5, P 2051B ; UNIV MICROFILMS, NO 72-30665
928. LYNN, J. K.
HAL 1903 - A DIGITAL LOGIC SIMULATOR
PROC 4TH HAWAII CCNF ON SYSTEM SCIENCES, HONOLULU, JAN 1971,
P 629-631
929. LYSTMAN
SIMULATION D'UNE MACHINE DIGITALE A PARTIR D'UNE DESCRIPTION
EN LANGUAGE CASSANNE
LEVEL AFRO, VOL 3, NC B2, 1969, P 77-96
930. LYNN, D. K.
COMPUTER-AIDED LAYOUT SYSTEM FOR INTEGRATED CIRCUITS
IEEE TRANS ON CIRCUIT THEORY, VOL CT-18, NO 1, JAN 1971
931. LYNN, D. K.
COMPUTER-AIDED DESIGN FOR LARGE-SCALE INTEGRATED CIRCUITS
COMPUTER, VOL 5, NO 3, P 36-45, MAY/JUNE 1972
932. LYNN, D. K.
COMPUTER-AIDED DESIGN FOR LSI CIRCUITS
MAGNUSON & LYNN : DESIGN AUTOMATION IN ELECTRONIC SYSTEMS,
PRENTICE HALL 1972, CHAPTER 8.
933. LYONS, D.
CONCEPTS OF BUILDING A DESIGN AUTOMATION SYSTEM
PROC 3RD DAW, 1966
934. MAGNUSON, W.G.
A COMPUTER GRAPHICS APPLICATION TO COMPUTER AIDED PRINTED
CIRCUIT DESIGN
PROC 4TH HAWAII INT CONF ON SYSTEM SCIENCES, HONOLULU,
JANUARY 1971, P 307-309
935. MAGNUSON, W.G.
DESIGN AUTOMATION IN PEEKSPECTIVE
PROC OF THE 5TH HAWAII INT CCNF ON SYSTEM SCIENCES, HONOLULU
JANUARY 1972, P 179-180
936. MAGNUSON, W.G. & KUO, F.F. & WALSH, W.J.
ON-LINE GRAPHICAL CIRCUIT DESIGN
REPT UCRL-70796, DECEMBER 1967, 38PP, CESTI PH-191-314
937. MAGNUSON, W.G. & KUO, F.F. & WALSH, W.J.
GINA - A COMPUTER GRAPHICS ANALYSIS SYSTEM
IEE TRANS ON CIRCUIT THEORY, VOL CT-16, NO 7, P 349-350, AUG 1968
938. MAGNUSON, W.G. & KUO, F.F. & WALSH, W.J.
GRAPHIC INPUT FOR NETWORK ANALYSIS
KUO & MAGNUSON : COMPUTER ORIENTED CIRCUIT DESIGN, (CH 11),
PRENTICE HALL, 1968
939. MAHL, L. & LUCUSUAUM, L. & HANNEM, T.J.H.
INVESTIGATIONS OF FAULT DIAGNOSIS BY COMPUTATIONAL METHODS FOR
MICROCIRCUITS
UNIVAC, BLUE RELL, REPT TK 65-111, 253P, NOV 1965 (NTIS AD 623957)
940. MAHL, L. & STEINBERG, L.
TECHNIQUES OF GATE ASSIGNMENT
PROC 9TH DAW, DALLAS, JUNE 1972, P 63-71
941. MAHL, L. & STEINBERG, L.
TOPLOGIC CLASS PCUTING FOR PRINTED CIRCUIT BOARDS
PROC 9TH DAW, DALLAS, JUNE 1972, P 80-83
942. MAJORANI, F.
SIMPLIFICATION OF LEE'S ALGORITHM FOR SPECIAL PROBLEMS
CALCOL, VOL 1, P 247-256 , 1964
943. MAKI, G.K. & GREENIG, S.R. & SAWIN, D.H.
SELF FAULT DETECTING ASYNCHRONOUS SEQUENTIAL CIRCUITS
PROC 5TH HAWAII CONF ON SYSTEM SCIENCES, HONOLULU, JAN 1972,
P 280-282
944. MAKI, K. & TRACEY, J.H. & SMITH, K.J.
GENERATION OF DESIGN EQUATIONS IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
IEEE TRANS ON COMPUTER, VOL C-18, NO 5, P 467-472, MAY 1969
945. MALACOFF, J.L.
COUPLING GRAPHICS AND CIRCUIT ANALYSIS TECHNIQUES
PROC 4-TH DAW, LOS ANGELES, JUNE 1967, P 1-9-36
946. MALIBRAIN, J.P. & LANES, A.V.
AUTOMATED COMPUTER DESIGN
PROC ACM NAT MEETING, BOSTON, SEPT 1959

947. MADING, A. & ALLEN, E.L.
A COMPUTER ORGANISATION AND PROGRAMMING SYSTEM FOR AUTOMATED MAINTENANCE
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-12, P 887-895, 1963
948. MANELIA, J.S.
THE PLACEMENT OF COMPUTER LOGIC MODULES
JACM, VOL 13, NO 4, T 615-629, OCT 1966
949. MANCUSI, Y.U. & WILD, J.C.
INTERACTIVE GRAPHICS FOR SCHEMATIC EDITING, A WORKING TOOL
PROG 9TH ICAW, DALLAS, JUNE 1972, P 301-304
950. MANDELL, W.L.
A MEASURE OF EFFICIENCY OF DIAGNOSTIC TESTS UPON SEQUENTIAL LOGIC
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-13, P 630, OCT 1964
951. MANDELL, W.L.
TOOLS FOR THE CONSTRUCTION OF DESIGN AUTOMATION SYSTEMS
PHD THESIS, UCLA, 1968 & UCLA REPT 69-6, JAN 1969
UNIV MICROFILMS, NO 69-3335
952. MANCILL, K.L. & ESTWIN, G.
SPECIFICATIONS FOR A DESIGN AUTOMATION SYSTEM
PROC 2ND IAD, ATLANTIC CITY, JUNE 1965
953. MANDELL, W.L. & ESTWIN, G.
A METAL-COMPILER AS A TOOL FOR DESIGN AUTOMATION
PROC THIRD IAD, NEW ORLEANS, 1966
954. MANDELL, W.L. & ESTWIN, G., KUNZ, J.
THE RECORD FOKAT LANGUAGE - PL/I EXTENSION FOR LARGE FILES
PROC FILE 68, IAG CCNFERENCE ON FILE ORGANISATION, IAG SPECIAL PUBL NO 3, SHEETS 6 ZEITLINGEN, AMSTERDAM, 1969, P 360-368
955. MANDL, W.
COMPUTER AIDED DESIGN AND MOS MEMORIES
RECD IECSCN, 1970, SESSION 714
956. MANNING, F.G.
ON COMPUTER SELF DIAGNOSIS PART I : EXPERIMENTAL STUDY OF A PROCESSOR • PART II : GENERALISATIONS AND DESIGN PRINCIPLES
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-15, P 873-881 AND P 882-892, DEC 1966
957. MANNING, F.G. & CHANG, H.Y.
FUNCTIONAL TECHNIQUES FOR EFFICIENT DIGITAL FAULT SIMULATION
DIGEST IEEE INT CCNF, 1968, P 194
958. MANNING, F.G. & CHANG, H.Y.
A COMPARISON OF FAULT SIMULATION METHODS FOR DIGITAL SYSTEMS
DIGEST FIRST ANNUAL IEEE REGION 3 CONFNTION, 1971, P 61-67
959. MARCH, C.D.
AUTOMATION OF THE DESIGN AND MANUFACTURE OF A LARGE DIGITAL COMPUTER ELECTRONICS AND POWER (GB), P 375-379, OCT 1970
960. MARSH, R.E.
LOGIC SIMULATION MADE SIMPLE WITH LOGSIM
IEEE COMPUTER GROUP REFCSTTRY, R70-63, JC PI, 1970
961. MARIN, M.A.
INVESTIGATIONS OF THE FIELD OF PROBLEMS FOR THE BOOLEAN ANALYSIS
PHD THESIS, UCLA, 1966, 187 P, SUP: A.SVOHODA;
DISS AUSTRI, VOL 20, NC 6, P 20401H; UNIV MICHAELIUM, 68-16560
962. MARIN, M.A.
ON A GENETIC SYNTHESIS ALGORITHM OF LOGICAL CIRCUITS USING
BOOLEAN DIFFERENCES AS A MEANS OF DERIVING COMPLETE SETS OF
A RESTRICTED INVARIANT OF INTEGRATED CIRCUITS
PROC 5-TH IAD, WASHINGTON, JULY 1963, P 4-1-4-38
963. MARINOS, P.N.
BOOLEAN DIFFERENCES AS A MEANS OF DERIVING COMPLETE SETS OF
INPUT TEST SEQUENCES FOR FAULT DIAGNOSIS IN SWITCHING SYSTEMS
BELL LABS, GREENSBORO, NC, TECHNICAL MEMO NO M4-6-6-6315,
AUG 1965, 17FP
964. MARINOS, P.N.
PARTIAL BOOLEAN DIFFERENCES AND THEIR APPLICATION TO FAULT
DETECTION
RECORD 4-TH ASILOMAR CCNF ON CIRCUITS AND SYSTEMS, P 193-197,
1970
965. MARINOS, P.N.
A METHOD OF DERIVING MINIMAL COMPLETE SETS OF TEST INPUT SEQUENCES
USING BOOLEAN DIFFERENCES
PROC IEE INT COMPUTER GROUP CCNF, WASHINGTON, JUNE 1970,
P 240-246
966. MARINOS, P.N.
A METHOD FOR DERIVING MINIMAL COMPLETE SETS OF TEST INPUT
SEQUENCES USING BOOLEAN DIFFERENCES
IEEE COMPUTER GROUP REFCSTTRY
967. MARINOS, P.N.
DERIVATION OF MINIMAL COMPLETE SETS OF TEST INPUT SEQUENCES USING
BOOLEAN DIFFERENCES
IEEE TRANS ON COMPUTERS, VOL C-20, NO 1, P 25-33, JAN 1971
968. MARINOS, P.N.
FAULT DIAGNOSIS IN ACYCLIC SWITCHING NETWORKS USING PARTIAL
BOOLEAN DIFFERENCES
PROC 9TH ANNUAL IEEE REGION 3 CONFNTION, 1971, P 61-67
969. MARINOS, P.N.

- FAULT DIAGNOSIS IN DIGITAL SYSTEMS - AN OVERVIEW
DIGEST 4TH INT COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 71-72
970. MARINS, F. N.
THE PARTIAL BOOLEAN DIFFERENCES ALGORITHM - IMPLEMENTATION STRATEGIES
IEEE COMPUTER GROUP REPOSITORY, R71-90, 1971
971. MARINS, F. N. & PAGE, E. W. & THOMASON, M.G.
FAULT DETECTION IN SEQUENTIAL NETWORKS USING TIME DEPENDENT BOOLEAN DIFFERENCES
DIGEST 4TH INT COMPUTER SOCIETY CONF, BOSTON, SEPT 1971, P 79-80
972. MARINS, F. N. & PAGE, E. W. & THOMASON, M.G.
TIME-INDEPENDENT BOOLEAN DIFFERENCES
IEEE COMPUTER GROUP REPOSITORY, R71-120, 1971, 24 P
973. MARSHALL, S. L.
MICROELECTRONIC TECHNOLOGY
BOSTON TECHNICAL PUBL, 1967
974. MARTIN, C. D.
A LOW-COST PLOTTING SYSTEM FOR GENERATING ELECTRICAL/ELECTRONIC DRAWINGS
PROC 6TH DAN, MIAMI BEACH, JUNE 1969, P 385-394
975. MARTIN, L. C.
COMPUTER-AIDED CIRCUIT LAYOUT AND DESIGN
PROC 5TH DAN, WASHINGTON, JULY 1968, P 7.1-7.16
976. MARTIN, M.G.
STANDARDISATION OF CONTROL POINT REALIZATION
UNIV OF ILLINOIS, DEPT OF CS, REPT R-400, MAY 1970
977. MARTIN, V. A.
COMPUTER-GENERATED PRINTED CIRCUIT ARTWORK
M.A.S.C. THESIS, UNIV OF WATERLOO, DEPT OF MECHANICAL ENG., APRIL 1970
978. MATCOVICH, T. J.
INTERCONNECTIONS IN HYBRID CIRCUITS
IEEE INT CONV DIGEST P240-241 (1971)
979. MATISI, S. J. (ED)
SYMPOSIUM ON MICROELECTRONICS AND LARGE SYSTEMS, WASHINGTON, 1965
SPAKIAN BOOKS, 1965
980. MATTISON, N. L.
A HIGH QUALITY, LC CCST ROUTER FOR MOS/LSI
PROC 9TH DAN, DALLAS, JUN 1972, P 94-103
981. MAYEDA, W.
GRAPH THEORETIC COMPUTER DIAGNOSIS
982. MAYEDA, W.
GRAPH THEORY IN DIAGNOSTIC PROBLEMS
PROG 10TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 159-164 OCT 1972
983. MAYEDA, W. & RAMANUJATHY, C. V.
DISTINGUISHABILITY CRITERIA IN ORIENTED GRAPHS AND THEIR APPLICATION TO COMPUTER DIAGNOSIS
IEEE TRANS ON CIRCUIT THEORY, VOL CT-16, P 448-454, NOV 1969;
ALSO NTIS AD685 739 AND AG680 127; REPT UNIV OF TEXAS, 1968
984. MAYS, C. H.
COMPUTER-AIDED DESIGN FOR LSI
DIGEST ISCC 1967, P 46-47
985. MAYS, C. H.
COMPUTER-ASSISTED LOGICAL DESIGN AND TEST-SEQUENCE GENERATION FOR CUSTOM LSI
PROC 5TH HAWAII INT CONF ON SYSTEM SCIENCES, HONOLULU, JANUARY 1972, P 188
986. MAYS, C. H.
A BRIEF SURVEY OF COMPUTER-AIDED INTEGRATED CIRCUIT LAYOUT
IEEE TRANS ON CIRCUIT THEORY, VOL CT-18, NO 1, P 10-13, JAN 1971
987. MCCLOUD,
FAULT SIMULATION OF DIGITAL LOGIC UTILIZING A SMALL HOST MACHINE
PROC 5TH DAN, DALLAS, JUNE 1972, P 104-110
988. MCCLURE, R. W.
A PROGRAMMING LANGUAGE FOR SIMULATING DIGITAL SYSTEMS
JACM, VOL 12, NO 1, P 14-22, JAN 1965
989. MCCLUSKEY, E. & CLEGG, F. W.
FAULT EQUIVALENCE IN COMBINATIONAL LOGIC NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1286-1293, NOV 1971
990. MCCLUSKEY, R. W.
TEST AND DIAGNOSIS PROCEDURE FOR DIGITAL NETWORKS
IEEE COMPUTER, VOL 4, NO 1, P 17-20, 1971
991. MCCURDY, R. D. & CHU, Y.
BOOLEAN TRANSLATION OF A MACRO-LOGIC DESIGN
DIGEST FIRST ANNUAL IEEE COMPUTER CONF, 1967, P 124-127
992. MCCURDY, R. D. & CHU, Y.
BOOLEAN TRANSLATION OF A MACRO LOGIC DESIGN
IEEE COMPUTER GROUP REPOSITORY, N 6-3, 1968, 34 PP
993. MCGINNIS, D. J.
AUTOCHECK PROGRAM-PROGRAM TO CHECK VALIDITY OF PRINTED CIRCUIT

1005. MENON, P.W.
CARDS AND CIRCUIT USAGE
PROC 25TH ACM NAT CONF., BOSTON, AUG 1972, P 398-420
994. MCINTOSH, I.V. & GREEN, D.
PROKAMMEL INIT CONNECTIONS - A RELEASE FROM TYANNY
PROC IEEE, VOL 53, NO 12, P 1648-1651, DEC 1964
995. MCKINLAY, J.T.
DEMAND TIME VS MATCH PROCESSING IN THE ENGINEERING DESIGN FIELD
PROC INT CONF ON CAD, UNIV OF SOUTHWICHPTON, APR 1972, P 286-292,
ITE CONF PUBL NO 86
996. MCKINNEY, J.G.
SYNCHRONOUS LOGIC SIMULATOR
PROC 4TH IAW, LOS ANGELES, JUNE 1967, P 13.1-13.31
997. MCNAUL, N.T. & VAMAN, R. & BORCKI, D. & PREUSS, R.
AUTOMATION TECHNIQUES FOR LARGE SCALE INTEGRATION SYSTEM DESIGN
PROC 24TH ACM NAT CONF, 1969, P 323-350
998. MCNAUL, L.P.
COMPUTER-AIDED DESIGN, PAST, PRESENT AND FUTURE
PROC 4TH INT CONF CN SYSTEM SCIENCES, HONOLULU,
JANUARY 1971, P 501-5C4
999. MEADOWS, D. & ROBERTSON, J.D. & KRAGH, E.C.
COMPUTER-AIDED HYBRID MICROCIRCUIT MASK DESIGN
PROC STI: IECP SYM, SESSION 3/4, 11PP, 1968 (WESCON 68)
1000. MEHTA, V.A.
A METHOD FOR OPTIMIZING THE DIAGNOSTIC RESOLUTION OF INPUT/OUTPUT
FAULTS IN DIGITAL CIRCUITS
PHD THESIS, ILLINOIS INST OF TECHNOLOGY, 1971, 227 PP; SUP: H.P.
MESSINGER & W.H. SMITH; DISS ABSTR, VOL 32, NO 11, P 6402B;
UNIV MICROFILMS, NO 72-16188
1001. MENTA, N.A. & WESSINGER, H.P. & SMITH, W.B.
FUNCTIONS FOR IMPROVING DIAGNOSTIC RESOLUTION IN AN LSI ENVIRONMENT
PROC SJCC, 1972, P 1079-1091
1002. MESSINGER, C.W.
AN ANNOTATED BIBLIOGRAPHY OF COMPUTER-AIDED CIRCUIT ANALYSIS
AND DESIGN
CTSTI REP NC N68-19882
1003. MELZAK, Z.A.
ON THE PROBLEM OF STEINER
CANAD MATH BULL, VOL 4, P 143-148, 1961
1004. MENNONE, A. & PUSSO, H.L.
MAPPING OF COMPUTER LOGIC EXPERIMENTS USING THE ENCODING CONCEPT
TO EDUCATIONAL REQUIREMENTS
184 JRS KIPPI RESEARCH
1005. MENON, P.W.
A SIMULATION PROGRAM FOR LOGIC NETWORKS
BELL TELEPHONE LABS, INTERNAL TECHNICAL MEMO NO MN 65-1271-3, 1966
1006. MENON, P.W. & FRIEDMAN, A.D.
FAULT DETECTION IN ITERATIVE LOGIC ARRAYS
PROC 2ND HAWAII CONF ON SYSTEMS SCIENCES, JAN 1969, P 853-856
1007. MENON, P.W. & FRIEDMAN, A.D.
FAULT DETECTION IN ITERATIVE LOGIC ARRAYS
IEFF TRANS ON COMPUTERS, VOL C-20, NO 5, P 524-535, MAY 1971
ALSO : TELE COMPUTER GROUP REPCSITORY, R 69-27, 43 PP
1008. MERMET, J.
DEFINITION DU LANGAGE CASSANDRE
THESIS, IMAG, UNIVERSITE DE GRENOBLE, MARCH 1970
1009. MERMET, J.
ETUDE METHODOLOGIQUE DE LA CONCEPTION ASSISTEE PAR ORDINATEUR
DES SYSTEMES LOGIQUES : CASSANDRE
D.S.C. THERESIS, UNIV DE GRENOBLE, APRIL 1973
1010. MERMET, J. & LUSTMAN, F.
CASSANDRE : UN LANGUAGE DE DESCRIPTION DE MACHINES DIGITALES
R.I.R.O., NO 15, 1968, P 3-35 (REVUE DE L'AIRFO)
1011. MESZTENYI, C.K.
TRANSLATOR AND SIMULATION PROGRAM
REP'T TR-67-48, CCMP SCIENCE CENTER, U OF MARYLAND, MAY 1967
1012. MESZTENYI, C.K.
COMPUTER DESIGN LANGUAGE, SIMULATION AND BOOLEAN TRANSLATION
REP'T TR-68-72, CCMP SCIENCE CENTER, U OF MARYLAND, JUNE 1968
1013. METZKE, G. & PAIGE, M.R.
DESIGN OF DIAGNOSABLE SYSTEMS - COMPUTER COMPILER II
PROC NHC, DEC 1969, P 980 (ABSTRACT)
1014. METZKE, G. & SESHU, S.
COMPUTER COMPILER PART 1
CSL - UNIV OF ILLINOIS, KEPT R-264, AUGUST 1965
1015. METZKE, G. & SESHU, S.
PROPOSAL FOR A COMPUTER COMPILER
PROC SJCC, 1966, P 254-263
1016. MEYER, G.S.
COMPUTER-AIDED INTEGRATED CIRCUIT DESIGN AS IT ASSISTS IN ASSURING
DESIGN ACCURACY
DESIGN IEEE INT CONV, MARCH 1971, P 540-541
1017. MFYFR, J.F. & YIH, H.K.
DIAGNOSABLE MACHINE REALIZATIONS OF SEQUENTIAL BEHAVIOR

DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971
P 22-25

1018. MICHAEL, D. & FLEMING, J.G. & OLDFIELD, J.V.
A COMPARISON OF HEURISTIC, INTERFRATIVE AND UNAIDED METHODS OF
SOLVING A SHORTEST ROUTE PROBLEM
MACHINE INTELLIGENCE (Ed. D. MICHAEL) AMERICAN ELSEVIER, P 245, 1968
1019. MICKELSON, C.T.
A REVISED HARDWARE LOGIC SIMULATOR
M.S. THESIS, CASE WESTERN RESERVE UNIV, 1969
1020. MESSLER, J.N. d.
USE OF EXCLUSIVE-OR GATES FOR BOOLEAN MINIMIZATION
PROC IEE, VOL 116, NO 9, P 1269-1272, SEPT 1972
1021. MIKAMI, K. & TABUCHI, K.
A COMPUTER PROGRAM FOR OPTIMAL ROUTING OF PRINTED
CIRCUIT CONDUCTORS
PROC IFIP CONGRESS, EDINBURGH 1968, P 1495-1478
1022. MILLEN, D.W.
FACTORIC ADVANTAGES OF INTEGRATING STANDARD DIP HARDWARE WITH
FLEXIBLE SOFTWARE
RECORD WISCON, 1971, SESSION 22-3
1023. MITCHELL, D.R.
DESIGN AUTOMATION'S CHALLENGE TO DEFENSE TECHNICAL DATA
PROC 4TH DAY, LOS ANGELES, JUNE 1967, P 201-208
1024. MITTLEFAN, J.
COMPUTER-AIDED DESIGN, PART II, SHORT CUTS TO IC'S AND PC BOARDS
ELECTRONICS, VOL 40, SEPT 4, 1967, P 70-71
1025. MIYOSHI, A.
AUTOMATIC GENERATION OF DIAGNOSTIC PROGRAMS FOR TOSBAC 5400/150
PROC 10TH DAY, PKT LAND, JUNE 1973, P 213-221
1026. MONDSchein, L.I.
COMBINATORIAL ORDERING AND THE GEOMETRIC EMBEDDING OF GRAPHS
MIT - LINCOLN LAB, TECHNICAL NOTE 1971-35, AUG 1971 ; ALSO:
PHD THESIS, HARVARD UNIV (REPT ESP-TR-71-243)
1027. MONTGOMERY, G.R.
PLA-THE ENGINEER DEFINES HIS CNN PROGRAMMING LANGUAGE
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 472-476,
IEE CCNF PUBL NO 51
1028. MOOG, F.O.
GIANINI - EXPERIMENTS ON SEQUENTIAL MACHINES
AUTOMATA STUDIES, PRINCETON UNIV PRESS, NO 34, P 129-156, 1956
1029. MOOG, F.O.
SEQUENTIAL MACHINES CAPABLE OF FAULT DIAGNOSIS
1030. MOORE, R.C.
PACKAGING, FLAT PACK INTEGRATED CIRCUITS FOR EARTH SATELLITES
PROC 8TH IECP SYMP, 1967, SESSION 4/4 (WESCON 67)
1031. MOORE, R.C.
COMPUTER-AIDED LAYOUT OF MINISTICK ARROWWORK
TECHNICAL MEMORANDUM TG-889 AD-648-324 CLEARING HOUSE
THE JOHN HOPKINS UNIV, FEB 1967
1032. MOORE, R.K.
PLANNING PRINTED CIRCUIT BOARD DESIGN FOR MAXIMUM BENEFITS FROM
AUTOMATION
PROC NEPCON, 1968, P 560-576
1033. MOTTZ, H.L.
THE DESIGN AUTOMATION WIRE DATA SYSTEM
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969,
IEE CCNF PUBL NO 51
1034. MORENO, V.
A LOGIC TEST GENERATION SYSTEM USING A PARALLEL SIMULATOR
ILLIAC IV, DOC 243, DEPT OF COMP SCI, UNIV OF ILLINOIS, FEB 1971
1035. MORREALE, F.E.
PARTITIONED LIST TECHNIQUES FOR THE SYNTHESIS BY COMPUTER OF TWO
LEVEL AND/OR NETWORKS
PROC 23RD ACM NAT CONF, P 355-365, 1968
1036. MORZENTI, O.J.
IMPLICATIONS OF MACHINE AIDS TO DESIGN
AIEE CCNF PAPER CP61-140, 1961
1037. MOTO-OKA, T. & NOMIZO, F.
AUTOMATIC LOGIC ANALYSIS SYSTEM
PROC 1ST USA-JAPAN COMPUTER CCNF, TOKYO, OCT 1972, P 397-404
1038. MUNAFS, J.
ALGORITHMS FOR THE ASSIGNMENT AND TRANSPORTATION PROBLEMS
JSIAM, VOL 5, P 32-39, 1957
1039. MURAKAMI, S. & KINOSHITA, K. & OZAKI, H.
COMPUTER EXPERIMENTS FOR FINDING FAULT DETECTING SEQUENCES OF
SEQUENTIAL CIRCUITS
ELECTRONICS AND COMMUNICATIONS IN JAPAN, VOL 52, P 191-221,
CCJ 1967
1040. MURAKAMI, S. & KINOSHITA, K. & OZAKI, H.

- IEEE TRANS ON COMPUTERS, VOL C-19, NO 11, P 1079-1085, NOV 1970
MACHINE-SCHEDULING PROBLEMS
J. INST. MATH. APPLIC., VOL 3, P 362, 1967
1041. MURGOGA, S.
LOGICAL DESIGN OF OPTIMAL DIGITAL NETWORKS BY INTEGRAL PROGRAMMING
ADVANCES IN INFORMATION SYSTEMS SCIENCE, J.T. YOUNG, VOL 3, PLENUM PRESS, 1970, P 283-348
1042. MUSGRAVE, G. & WHITE, I.J.
A COMPUTER AS AN AID TO THE TEACHING AND TRAINING OF
ELECTRONIC ENGINEERS
PROG. INT. CONF. ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 146-152,
IEEE CONF. PUBL. NO 86.
1043. NAGANINE, A.
AN AUTOMATIC METHOD FOR DESIGNING LOGIC CIRCUIT DIAGNOSTIC PROGRAMS
PROC 5TH DA, ATLANTIC CITY, JUNE 1971, P 236-241
1044. NAJJAR, H.F.
PARTITION TECHNIQUES FOR SWITCHING LOGIC
ELECTRONIC TECHNOLOGY, P 50-54, APRIL 1967
1045. NAKAHARA, H.
COMPUTER-AIDED INTERCONNECTION ROUTING GENERAL SURVEY OF THE
STATE OF THE ART
NETWORKS, VOL 2, NO 2, P 167-183, 1972
1046. NARSHINGH, D.
AN EXTENSIVE ENGLISH LANGUAGE BIBLIOGRAPHY ON GRAPH
THEORY AND ITS APPLICATIONS.
JET PROPULSION LAB, CALIFORNIA INSTITUTE OF TECHNOLOGY,
PASADENA, REPT 32-1413, 1968
1047. NARUD, J.A.
COMPUTER AIDED ANALYSIS AND ARTWORK GENERATION FOR INTEGRATED
CIRCUITS
DIGEST IEEE INT CONV, MARCH 1970, P 82-83
1048. NEGRUA, N.
AN ALGORITHM FOR THE AUTOMATIC APPROXIMATE MINIMIZATION OF
BOOLEAN FUNCTIONS
IEEE TRANS ON COMPUTERS, VOL C-18, NO 8, P 770-782, AUG 1968
1049. NEWMAN, S. & SPROULL, R.
PRINCIPLES OF INTERACTIVE COMPUTER GRAPHICS
MCGRAW HILL 1973
1050. NICHOLSON, T.A.J.
FINDING THE SHORTEST ROUTE BETWEEN TWO POINTS IN A NETWORK
COMP. J., VOL 5, NO 3, P 275-280, NOV 1966
1051. NICHOLSON, T.A.J.
A SEQUENTIAL METHOD FOR DISCRETE OPTIMIZATION PROBLEMS AND ITS
APPLICATION TO THE ASSIGNMENT, TRAVELLING-SALESMAN AND THREE-
1052. NICHOLSON, T.A.J.
PERMUTATION PROCEDURE FOR MINIMIZING THE NUMBER OF CROSSINGS IN A
NETWORK
PROC. IEE, VOL 115, P 21-26, 1968
1053. NIDECKER, H.A. & SIMON, W.F.
LOGIC PARTITIONING AND COMPONENT ASSIGNMENT
PROC 23RD ACM NAT. CONF., P 211-221, 1968
1054. NIJESSEN, C. & WULMS, H.L.J.
AUTOMATIC DRAWING OF MASKS FOR INTEGRATED CIRCUITS
PHILIPS TECHNICAL REVIEW, VOL 30, NO 2, P 29-34, 1969
1055. NINKE, W.H.
GRAPHIC-1, A REMOTE DISPLAY CONSOLE SYSTEM
PROC FJCC, 1965, P 834-846
1056. NINOMIYA, S. ET AL
FUJITSU SCIENTIFIC AND TECHNICAL JOURNAL, VOL 5, NO 1, MARCH 1969
1057. NISHIZAWA, M.
PARTITIONING OF LOGIC UNITS
PROC NEC, DEC 1970, P 33-37
1058. NOBLIN, J.B.
A COMPARISON OF THE VARIOUS METHODS OF FAULT DETECTION
PH.D. THESIS, MISSISSIPPI STATE UNIV, 1972, 121 PP + DEPT OF EL ENG,
SUP R.D. GUYTON ; DISS ABSTR, VOL 33, NO 12, P 5841 ;
UNIV MICROFILMS, NO 73-13619
1059. NOTZ, W.A. & SCHISCHKA, E. & SMITH, J.L. & SMITH, W.G.
BENEFITTING THE SYSTEMS DESIGNER
ELECTRONICS, VOL 40, NO 4, P 130, FEU 1967
1060. NOZAWA, K. & RITANI, K.
FACOM 230-60 DIAGNOSTIC PROGRAM
DIGEST INT SYMP ON FAULT-TOLERANT COMPUTING, JUNE 1972, P 68-72
1061. ODEN, P.H.
PATH ALGORITHMS FOR AUTOMATIC WIRE ROUTING : THE ROTARY PROBLEM
LEM WATSON RESEARCH CENTER, RESEARCH NOTE NC604, APRIL 1966
1062. ODEN, P.H. & RUSSO, R.L. & WOLF, P.A.
INTRODUCTION OF INERTIEN REDUNDANCY INTO AN AUTOMATIC LOGIC
MAPPING SYSTEM
INT. TECH. DISCL. BULL., VOL 14, NO 3, P 509-510, AUG 1971
1063. OESTREicher, D.
AUTOMATIC PAINTED CIRCUIT BOARD DESIGN
PHD TULSI, UNIV OF UTAH, DEPT OF CS, REPT UTEC-CSC-72-119,

JUNE 1972: ALSO: NTIS AD 762 021

1064. OTTINGER, A.
A BULL'S EYE VIEW OF MANAGEMENT AND ENGINEERING INFORMATION SYSTEMS
PROG 19TH ACM NAT CONF, NEW YORK, 1964, SECTION B1, 14 PP
1065. OZADA, T. & YOTOUKA, T.
LOGIC DESIGN LANGUAGE
ELECTRON COMMUN IN JAPAN, VOL 50, P 109-117, DEC 1967
1066. OZAWA, M. & KURUDA, A. & NADA, K.
DESIGN AUTOMATION SYSTEM FOR ESS IN FUJITSU
PROC 10TH DAN, PORTLAND, JUNE 1973, P 193-198
1067. OZILIOU, J.-Y.
THE CASE FOR INTERACTIVE COMPUTER GRAPHICS
ELECTRONICS AND POWER (GB), 1969, VOL 15, NO 2, P 59-62
1068. OZK, H. A.
COMPUTER-AIDED DESIGN FOR CUSTOM INTEGRATED CIRCUITS
PROC FJCC, 1969, P 559-611
1069. OZZI, W. A. & SPITZE, J. N.
DESIGN AUTOMATION UTILIZING A MODIFIED POLISH NOTATION
PROC FJCC, 1964, P 643-650
1070. OZUALLINE, G. N. & MCCALLA, L. F. & ENGLEBERTSON, P. & RHODES, S. P.
GLAD- A SYSTEMS APPROACH TO ARTWORK GENERATION
PRCC 61IN DAN, MIAMI BEACH, JUNE 1969, P 403-
1071. OWENS, A. B.
GRAPH AND PRINTER CIRCUIT INBEDDINGS * A SURVEY AND BIBLIOGRAPHY
REP NAVAL RESEARCH LAB, NRL-BIBLIOGR.33, 29 P, MAY 1969;
NTIS AD 7C4 843
1072. O'BRIEN, J. A.
COMPUTER FAULT LOCATION USING TABULAR FUNCTIONS
PROC IFIP 6b, EDINBURGH, AUG 1968, P 1479-1483
1073. O'DONNELL, C. F. ET AL
ENGINEERING FOR SYSTEMS USING LARGE SCALE INTEGRATION
PROC FJCC, 1969, P 867-876
1074. PAIGE, M.
A LOGIC DESIGN LANGUAGE FOR COMPUTER AIDED DESIGN
M. PHIL. THESIS, UNIV OF SOUTHAMPTON, 1971
1075. PAIGE, M. & METZE, G.
FAULT DIAGNOSIS IN FET MODULES
KPT X-557, UNIV OF ILLINOIS, DEPT OF COMP SCIENCE, 14 P, MAY 1971
NTIS AD 7C4 442
1076. PAIGE, M. R.
ON SIMULATION LANGUAGES AND DESIGN METACLOGY
PROC SJCC 1969, P 730-743
1077. PAIGE, M. R.
SYNTHESIS OF DIAGNOSABLE MOSFET NETWORKS
IEEE COMPUTER GROUP REPOSITORY, R72-165, 21 P, 1972
1078. PAIGE, M. R. & METZE, G.
A DESIGN FOR DIAGNOSABLE COMBINATIONAL LOGIC
IEEE COMPUTER GROUP REPOSITORY, R72-242, 32 P, 1972
1079. PANAHURST, R. J.
COMPUTER GRAPHICS
ADVANCES IN INFORMATION SYSTEMS, J. I. TOU, VOL 3, PLENUM PRESS
1970, P 215-282
1080. PAPACHRISTOU, C. A. & WEISS, C. D.
EFFICIENT NAND GATE SYNTHESIS: NEW TECHNIQUES AND EXPERIMENTAL
RESULTS
PROG 6TH ANNUAL PRINCETON CONF ON INFORMATION SCIENCES AND
SYSTEMS, 1972, P 449 (ABSTRACT)
1081. PARDO, O. R.
MICROPROGRAMMING BY THE COMPUTER DESIGN LANGUAGE
PROC NEC, DEC 1970, P 119-124
1082. PARKIN, R. E.
A SET OF ALGORITHMS FOR AUTOMATICALLY LAYING OUT HYBRID
INTEGRATED CIRCUITS
IEEE COMPUTER GROUP REPOSITORY, R 69-86, 44 PP, 1969
1083. PARKIN, R. E. & YAGED, H.
ON THE LAYOUT OF THIN-FILM RC CIRCUITS FOR LOW CROSS-OVERS
PROG ASILVAR CONF ON CIRCUITS AND SYSTEMS SCIENCES, 1970, P 126-130
1084. PARKYN, D. M.
THE COMPUTER PRODUCTION OF MANUFACTURING INFORMATION FROM
SCHEMATICS
PROC 1966 BRITISH JOINT COMPUTER CONF, EASTBOURNE, MAY 1966,
P 138-144
1085. PARNAS, D. L.
SYSTEM FUNCTION DESCRIPTION ALGOL
PHD THESIS, CARNEGIE MELLON UNIV, DEPT OF EE, FEB 1965
1086. PARNAS, D. L.
A LANGUAGE FOR DESCRIBING THE FUNCTION OF SYNCHRONOUS SYSTEMS
CACH, VOL 9, NO 2, P 72-76, 1966
1087. PARNAS, D. L.
NOTE ON SIMULATION LANGUAGES AND DESIGN METACLOGY
PROC SJCC 1969, P 730-743

1088. PARNAS, D.L. & DAEMINGER, J.A.
SOUS AND A METACODELOGY FOR SYSTEMS DESIGN
PROC FJCC 1967, P 449-479
1089. PARSLAW, N.O. & PROUSE, R.W. & GREEN, R.E.
INTERNATIONAL COMPUTER GRAPHICS SYMPOSIUM, BRUNELL UNIV, 1968
PLenum Press, LONDON, NEW YORK, 1969.
1090. PARSONS, R.L. EGRENF, R.E.
ADVANCED COMPUTER GRAPHICS-ECONOMICS TECHNIQUES AND
APPLICATIONS. PLenum Press, 1970
1091. PASCHER, A.K. & ACLETER, K.
GENERATING IC ARTWORK AUTOMATICALLY
ELECTRONICS, NOVEMBER 24 1969, P 117-118
1092. PAICH, F.D. & ZOBNT, L.M.
REAL TIME DIAGNOSIS OF LOGIC ASSEMBLIES
PROG 7TH DAN, SAN FRANCISCO, JUNE 1970, P 108-115
1093. PATIL, S.S. & DENNIS, J.B.
THE DESCRIPTION AND REALIZATION OF DIGITAL SYSTEMS
DIGEST IEEE COMPUTER SOCIETY CONF, SEPT 1972, P 223-226
1094. PATIEN, G.J. & TOMLINSCH, J.B.
MULTILAYER BOARDS : SPECIFYING AND PRODUCING FOR HIGH RELIABILITY
IEEE INT CCON DIGEST 1971, P 494
1095. PAYNE, A.J.
AUTOMATED PRODUCTION OF CUSTOMIZED SLT BOARDS
PKCC NERF 1970 - SESSION 6, P 50-51
1096. PEARCE, N.
PRINTED CIRCUIT BOARD LAYOUT USING AN INTERACTIVE GRAPHIC DISPLAY
COMPUTER AIDED DESIGN, VOL 2, NO 2, P 9-18, WINTER 1970
1097. PENNYPACAFR, J.
COMPUTER-AIDED DESIGN FACILITY TO AID DESIGNERS IN PRODUCT
DEVELOPMENT AND SYSTEMS ENGINEERING (FINAL REPORT)
CFSII REPI N68-32101, 28 PP, FEBRUARY 1967
1098. PERLOWSKI, A.A.
MINIMIZATION OF THE BOOLEAN FUNCTION USING DIGITAL COMPUTER
IEEE COMPUTER GROUP REPOSITORY, R 70-202, 31 PP, 1970
1099. PERKY, C.S.
DESIGN AUTOMATION CHALLENGES FOR THE 1670'S
PROC 4TH DAN, LOS ANGELES, JUNE 1967, P 1.1-1.7
1100. PERSEY, J. & GUNNELL, H.K.
GRAFOS - A SYMBOLIC ROUTING LANGUAGE
PROC 10TH DAN, PERTH, JUNE 1973, P 173-181
1101. PESKIN, A.N.
MODEL - A DIGITAL SIMULATION LANGUAGE
ABSTRACTS COMPUTER SCIENCE CONF, COLUMBUS, OHIO, SESSION 14C5,
FEB 1973
1102. PEZI, F.A.
PROGRAM FOR SEMI-AUTOMATIC TRACING OF PC CONNECTIONS.
INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 80-86,
IEE CONF PUBL NO 51
1103. PEZI, F.A.
ETUDE CONCERNANT L'INTERCONNECTION PROGRAMMEE DE CIRCUITS
IMPRIMEES OU ANTIGRAPHES (LSA) EN MODE DE TRAVAIL AVEC
DIALOGUE HOMME-MACHINE
REPT, 43 P, MAY 1970 & CFSII N71-31656
1104. PFEIFFER, J.
ERROR DETECTION AND DIAGNOSIS IN SEQUENTIAL DIGITAL NETWORKS
ON THE DETERMINATION OF PLANAR GRAPHS
PROC THIRD ASILOMAR CCNF ON CIRCUITS AND SYSTEMS, P 467-471, 1969
1105. PHUNG, L. & CHAN, S.G.
AN AUTOMATED INTERCONNECT DESIGN SYSTEM
PROC EJC/C, 1965, P 1057-1059
1106. PICKFELL, W.E.
A LAMINATE DESIGN SYSTEM
PROC 2ND DAN, 1965, P 1-10
1107. PICARELLI, W.F.
FAILURE TOLERANT COMPUTER DESIGN
ACADEMIC PRESS, 1965
1108. PIERCE, W.H.
PRINTED CIRCUIT BOARD GENERATION
SYNP OF ENGINEERING COMPUTER APPLICATIONS IN DESIGN AND
MANUFACTURE, WESTERN ELECTRIC, READING, PA, APRIL 1964, PAPER NO 26
1109. PILLING, D.J. & SUN, J.H.B.
COMPUTER-AIDED PREDICTION OF DELAYS IN LSI LOGIC SYSTEMS
PROC 10TH DAN, PERTH, JUNE 1973, P 182-186
1110. PLATOW, F.A.
PRINTED CIRCUIT BOARD GENERATION
SYNP OF ENGINEERING COMPUTER APPLICATIONS IN DESIGN AND
MANUFACTURE, WESTERN ELECTRIC, READING, PA, APRIL 1964, PAPER NO 26
1111. PLATZEK, R.C.
MOS/LSI PACKAGING - PROBLEM OR OPPORTUNITY
DIGEST IEEE INT CCON 1971, P 246-247
1112. PLINE, J.
PRELIMINARY DATA MANAGEMENT SYSTEM PROFILE SET DESCRIPTION
CAST WESTERN RESERVE UNIV, JENNINGS COMPUTING CENTER, REPI 1105,
SUMMER 1971

1113. PLIMER, M.S.
PDMS - A PRIMITIVE DATA BASE MANAGEMENT SYSTEM FOR REPRESENTING DATA IN AN INFORMATION SHARING ENVIRONMENT
PHD THESIS, CASE WESTERN RESERVE UNIV, SEPT 1971, 264 PP ;
DISS ABSTR, VOL 32, NO 8, P 4535B ; UNIV MICROFILMS, NO 72-6325
1114. PLISCH, E.C.
NEW RESULTS CONCERNING SEPARATION THEORY OF GRAPHS
PHD THESIS, UNIV OF WISCONSIN, 1970, 220 P
DISS ABSTR, VOL 31, NO 11, P 6616B; UNIV MICROFILMS 71-2234
1115. PLISCH, D.C. & BROWN, D.P.
SOME NEW RESULTS CONCERNING SEPARATION THEORY OF GRAPHS
PROC 8TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, 1970, P505-514
1116. POAGE, J.F.
DERIVATION OF OPTIMUM TESTS TO DETECT FAULTS IN COMBINATIONAL CIRCUITS
PRINCETON UNIV, DIGITAL SYSTEMS LAB, TECHNICAL REPT 18,
MARCH 1962
1117. POAGE, J.F.
THE DERIVATION OF OPTIMUM TESTS FOR LOGIC CIRCUITS
PHD THESIS, PRINCETON UNIV, 1963
1118. POAGE, J.F.
DERIVATION OF OPTIMUM TESTS TO DETECT FAULTS IN COMBINATIONAL CIRCUITS
PROC SYMP ON MATH THEORY OF AUTOMATA, BROOKLYN, NY, 1963,
POLYTECHNIC PRESS, P 483-528
1119. POAGE, J.F. & MCCCLUSKEY, F.J.
DERIVATION OF OPTIMUM TEST SEQUENCES FOR SEQUENTIAL MACHINES
PRINCETON UNIV, DIGITAL SYSTEMS LAB, TECHNICAL REPT 27, 1964
1120. POAGE, J.F. & MCCCLUSKEY, F.J.
DERIVATION OF OPTIMUM TEST SEQUENCES FOR SEQUENTIAL MACHINES
PROC 5TH ANNUAL SYMP ON SWITCHING THEORY AND LOGICAL DESIGN,
P 121-132, 1964
1121. PGCH, L.J. & RIZZI, S.R.
ALGORITHM FOR PRINTED WIRING EVALUATION
IEE TECH DISCL BULL, VOL 14, NO 1, P 189-200, JUNE 1971
1122. PODLAZA, G.V. & GREGG, K.S. & SLAGEN, J.R.
EFFICIENT MSI PARTITIONING FOR A DIGITAL COMPUTER
IEEE TRANS ON COMPUTERS, VOL C-19, P 1020-1028, NOV 1970
1123. POLLACK, B.W.
A BIBLIOGRAPHY OF COMPUTER GRAPHICS
STANFORD UNIV, COMPUTER SCI DEPT, REPCNT STAN-CS-72-306, AUG 1972
1124. POMENTALL, T.
THE MINIMIZATION OF BACKBOARD WIRING FUNCTIONS
SIAM REV, VOL 9, NO 3, P 564-568, JULY 1967
1125. POMENTALL, T.
THE MINIMIZATION OF BACKBOARD WIRING FUNCTIONS
SIAM REV, VOL 9, NO 3, P 564-568, JULY 1967
1126. POTASH, H.
A DIGITAL CONTROL DESIGN SYSTEM
PHD THESIS, UCLA, 1969, 248 PP, SUP G. ESTRIN ; MISS ABSTR,
VOL 30, NO 8, P 3600B ; UNIV MICROFILMS, NO 70-2246
ALSO: UCLA, KEPT 69-21, MAY 1969
1127. POTASH, H. & ESTRIN, G.
DCDS - A COMPUTER DESIGNER'S APPRENTICE
IEEE COMPUTER GROUP REPOSITORY, R 70-183, 34 PP, 1970
1128. POTASH, H. & TYRILL, A. & ALLEN, D. & JOSEPH, S. & STRAIN, G.
DCDS DIGITAL SIMULATING SYSTEM
PROC FJCC, 1969, P 707-720
1129. POWELL, T.J.
A PROCEDURE FOR RANKING DIAGNOSTIC TEST INPUTS
UNIV OF ILLINOIS, COORDINATED SCIENCE LAB, REPT R-354, MAY 1967
1130. POWELL, T.J.
SYNTHESIS REQUIREMENTS FOR FAULT DETECTION
PROC 6TH ALLERTON CCNF ON CIRCUIT AND SYSTEM THEORY, P 761-772,
OCT 1968
1131. POWELL, T.J.
A PROCEDURE FOR SELECTING DIAGNOSTIC TESTS
IEEE TRANS ON COMPUTERS, VOL C-18, NO 2, P 168-175, FEB 1969
1132. POWELL, T.J.
GENERATING DIAGNOSTIC TESTS FOR MODULAR COMBINATIONAL LOGIC
IEEE COMPUTER GROUP REPOSITORY, R 70-147, 41 P, 1972
1133. PRADHAN, D.K. & KEDDY, S.V.
DESIGN TECHNIQUES FOR SYNTHESIS OF FAULT-TOLERANT ASYNCHRONOUS NETWORKS
NETW TR55, UNIV OF IOWA, DIV OF MATH, MAY 1972, 31 PP (NTIS AD 745 740); ALSO: IEEE COMPUTER GROUP REPOSITORY R72-231
1134. PRADHAN, D.K. & REDDY, S.M.
TECHNIQUES FOR THE DESIGN OF TWO-LEVEL FAULT TOLERANT NETWORKS
KEPT TR56, DEPT OF MATHEMATICS, UNIV OF IOWA, APRIL 1972, 31 PP
(NTIS AD 745 741)
1135. PHILIPS, L.J.
COMPUTER CONTROLLED PRINTED CIRCUIT ASSEMBLY SYSTEM
IEEE INT CONV DIGEST (1971) P 452-453.

1136. PREISS, R.J.
DESIGN AUTOMATION SURVEY
IBN TECH NOTE 1N 00.480, 1960
1137. PREISS, R.J.
DESIGN AUTOMATION SURVEY
AIEE CONF., NEW YORK, 1961, PAPER CP61-178
1138. PREISS, R.J.
AN EXPERIMENTAL SYSTEM FOR LOGIC DESIGN DATA ACCUMULATION AND
ELIMINATION
PROC IFIP CONGRESS, MUNICH 1962, P 678-681
1139. PREISS, R.J.
FAULT TEST GENERATION
M.A. SPEECHER, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 7),
PRENTICE HALL, 1972
1140. PREISS, R.J.
INTRODUCTION : CH 1 OF M.A. BREUEN, DESIGN AUTOMATION OF DIGITAL
SYSTEMS
PRENTICE HALL, 1972
1141. PREPAKALA, F. & METZKE, G. & CHIEN, R.L.
ON THE CONNECTION ASSIGNMENT PROBLEM OF DIAGNOSABLE SYSTEMS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, NO 6,
P 645-654, DEC 1967
1142. PREPAKALA, F.P.
AN ESTIMATE OF THE LENGTH OF DIAGNOSTIC TESTS
IEE TRANS ON RELIABILITY, VOL R-18, P 131-136, AUG 1969
1143. REIN, R.C.
SHORTEST CONNECTION NETWORKS AND SCHE GENERALIZATIONS
BELL SYSTEM TECHNICAL JOURNAL , VCL 36, P 1389-1401, NOV 1957
1144. PRINCE, N.D.
MAN-COMPUTER GRAPHICS FOR COMPUTER-AIDED DESIGN
PECC IEEE, VCL 54, NO 12, P 1698-1708, DEC 1966
1145. PRINCE, N.D.
INTERACTIVE GRAPHICS FOR COMPUTER-AIDED DESIGN
ADDISON WESLEY, 1971
1146. PRITCHARD, G.K.
A SURVEY OF TRANSIENT ANALYSIS PROGRAMS
PROC 4-TH DAY, LOS ANGELES, JUNE 1967, P 10.1-10.8
1147. PRITCHARD, R.N.
A LOGIC DESIGN TRANSLATOR EXPERIMENT DEMONSTRATING RELATIONSHIPS
OF LANGUAGE TO SYSTEMS AND LOGIC DESIGN
IEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-13, NO 4, P 422-430,
AUG 1964
1148. PROSSER, T.F.
LARGE SCALE INTEGRATION: COMPUTER AIDS AND SYSTEMS ASPECTS
PROC 8TH IECP SYMP, 1867, SESSION 4/2 (WESCON 1967)
1149. PUMPLIN, B.A.
A PROGRAMMING SYSTEM FOR THE SIMULATION OF DIGITAL MACHINES
PHD THESIS, IOWA STATE UNIV, 1971, 157 PP ; SUP A.Y. POTH,
DISS AUSTRI, VOL 32, NC 5, P 4600B ; UNIV MICROFILMS, NO 72-5249
1150. PUTZOLU, G. & ROTH, J.P.
A HEURISTIC ALGORITHM FOR THE DIAGNOSIS OF ASYNCHRONOUS CIRCUITS
IEEE COMPUTER GROUP REPOSITORY, R 70-69, 37 PP, 1969
1151. PUTZOLU, G.R. & BCURCIUS, W.G. & HSIEH, E.P. & ROTH, J.P. &
SCHNEIDER, P.K. & TIAN, C.J.
ALGORITHMS FOR DETECTION OF FAULTS IN LOGIC CIRCUITS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 5-8
1152. PUTZOLU, G.R. & ROTH, J.P.
AN ALGORITHM AND A PROGRAM FOR GENERATION OF TEST PATTERNS FOR
SEQUENTIAL CIRCUITS
PROC 3RD HAWAII CONF ON SYSTEMS SCIENCES, JAN 1970, P 64-67
1153. PUTZOLU, G.R. & ROTH, J.P.
A HEURISTIC ALGORITHM FOR THE TESTING OF ASYNCHRONOUS CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 6, P 639-647, JUNE 1971
1154. QUIET, E.
AN AUTOMATED METHOD FOR PRODUCING DIAGNOSTIC PROGRAMS
PROC 7TH DAY, SAN FRANCISCO, JUNE 1970, P 132-137
1155. RACKSTRAW, R.R. & LORD, D.D.
A COMPUTER DATA BANK
PROC INF CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969,
P 658-665, IEE CCNF PUBL NO 51
1156. RADER, J.A.
APPLICATION OF A SYNTAX DRIVER TO LOGIC EQUATION PROCESSING AND
DATA CONTROL CARD SCANNING
PROC 5TH DAY, WASHINGTON, JULY 1968, P 21.1-21.1
1157. RADER, J.A.
EVOLUTION OF THE PHILOSOPHY AND CAPABILITY FOR THE CAD OF DIGITAL
MODULES
PROC 10TH DAY, PORTLAND, JUNE 1973, P 282-288
1158. RADEN, J.A. & ISAAK, D.A.
AN EXPANDED LOGIC EQUATION LIST FOR CHECKOUT
PROC 6TH DAY, MIAMI BEACH, JUNE 1969, P 251-296
1159. RADKE, C.E.
A JUSTIFICATION OF AND AN IMPROVEMENT ON A USEFUL RULE

- FOR PREDICTING CIRCUIT TO PIN RATIOS
PRCC 6TH CONG., MIAMI BEACH, JUNE 1969, P 257-267
1160. RADLEY, P.E.
THE AUTOMATIC DESIGN OF INTERCONNECTION PATTERNS FOR LSI
INT CNF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 114-121,
IEE CNF PUBL NO 51
1161. FADLEY, P.E.
THE AUTOMATIC LAYOUT OF ELECTRONIC CIRCUITS BY COMPUTER
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 187-193,
IEE CNF PUBL NO 86
1162. RAMANOVICH, C.V.
A STRUCTURAL THEORY OF MACHINE DIAGNOSIS
PROC SCCC, 1967, P 743-756
1163. RAMANOVICH, C.V.
COMPUTER FAULT DIAGNOSIS USING GRAPH THEORY
HONEYWELL COMPUTER JOURNAL, VOL 1, P 91, FALL 1967
1164. RAMANOVICH, C.V.
CRITERIA FOR DIAGNOSTIC TEST VALIDATION
PROC 1472 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 80-91
1165. RAMANOVICH, C.V. & CHANG, J.C.
SYSTEM SEGMENTATION FOR THE PARALLEL DIAGNOSIS OF COMPUTERS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 3, P 261-270, MARCH 1971
1166. RAMANOVICH, C.V. & MAYEDA, W.
COMPUTER DIAGNOSIS USING THE BLOCKING GATE APPROACH
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1294-1299, NOV 1971
1167. RAMANOVICH, C.V. & MAYEDA, W.
COMPUTER SYSTEM DIAGNOSIS USING TEST GATES METHOD
DIGEST INT SYNP ON FAULT-TOLERANT COMPUTING, MARCH 1971, P 122-125
1168. RAMOS, S. & SMITH, A.R.
FAULT DETECTION IN UNIFORM MODULAR REALIZATIONS OF SEQUENTIAL
MACHINES
DIGEST INT SYNP ON FAULT-TOLERANT COMPUTING, PASADENA, MARCH 1971
P 26-29
1169. RACLI, J.-C.
A GRAPH-THEORETICAL AND PROBABILISTIC APPROACH TO THE FAULT
DETECTION OF DIGITAL CIRCUITS
DIGEST INT SYNP ON FAULT TOLERANT COMPUTING, PASADENA, MARCH 1971
P 114-119
1170. RAULT, J.-C. & RASTIN, D. & GLIARD, E.
FAULT DETECTION AND LOCALIZATION IN LOGIC CIRCUITS : GENERAL PRINCIPLES
(IN FRENCH)
REVUE TECH THOMSON CSF, VOL 4, NO 1, P 49-88, MARCH 1972
1171. RAYMOND, T.C.
METHOD FOR OPTIMIZING CIRCUIT MODULE PLACEMENT
IBM TECH DISCL BULL, VOL 13, NO 1, P 274-276, JUNE 1970
1172. RAYMOND, T.C.
DETERMINING PRINTED CIRCUIT WIRING
IBM TECH DISCL BULL, VOL 14, NO 11, P 3523-3525, APRIL 1972
1173. REDDY, S.M.
A CLASS OF TESTABLE GATE NETWORK REALISATIONS FOR LOGIC FUNCTIONS
TECHNICAL REPT NO 57, DIV OF MATHEMATICS, UNIV OF IOWA, MAY 1972,
17 PP (NTIS AD 745 742)
1174. REDDY, S.M.
COMPLETE TEST SETS FOR LOGIC FUNCTIONS
PROC 17TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, OCT 1972
1175. REDDY, S.M.
A DESIGN PROCEDURE FOR FAULT LOCATABLE SWITCHING CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 12, P 1421-1426, DEC 1972
ALSO: IEEE COMPUTER GROUP REPOSITORY, K71-150, 23 P
1176. REDDY, S.M.
EASILY TESTABLE REALISATIONS FOR LOGIC FUNCTIONS
DIGEST INT SYNP ON FAULT TOLERANT COMPUTING, JUNE 1972, P 126-130
1177. REDDY, S.M.
EASILY TESTABLE REALISATIONS FOR LOGIC FUNCTIONS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 11, P 1163-1184, NOV 1972
1178. REDDY, S.M.
EASILY TESTABLE REALISATIONS FOR LOGIC FUNCTIONS
REPT 1454, * UNIV OF IOWA, DIV OF MATH, MAY 1972, J5 PP
(NTIS AD 745 720)
1179. REED, J.S.
SYMBOLIC DESIGN TECHNIQUES APPLIED TO A GENERALIZED COMPUTER
COMPUTER, VOL 5, NO 3, P 47-52, MAY/JUNE 1972
1180. REED, J.S.
BOOLEAN DIFFERENCE CALCULUS AND FAULT FINDING
SIAM J APPLIED MATH, VOL 24, NO 1, P 143-143, JAN 1973
1181. RENAULT, F.
AID FOR LOGIC NETWORK IMPLANTATION (IN FRENCH)
ONDE ELECTRIQUE, VOL 51, NO 10, P 844-853, NOV 1971
1182. RESNICK, M.
AUTOMATIC IMPLEMENTATION OF COMPUTER HARDWARE FROM A LANGUAGE
OF BOOLEAN EQUATIONS
MASTER'S THESIS, MCCRE SCHOOL OF EL, UNIV OF PENNSYLVANIA, MAY 1966

- DIGEST IEE INTERCON, NEW YORK, MARCH 1972, P 378-379
1163. KFY,C.A.
LOGICAL DESIGN USING MODULAR LOGIC
UNIV OF ILLINOIS, DEPT OF CS, REPT R-463, JUNE 1971
1164. KFY,C.A.
CONTROL POINT STRATEGY AND ITS AUTOMATED DIAGNOSIS
UNIV OF ILLINOIS, DEPT OF CS, REPT R-450, JUNE 1971
1165. KFY,C.A.
CONTROL LOGIC AUTOMATED DESIGN USING MODULAR LOGIC
PRO 6TH ANNUAL PRINCETON CONF ON INFORMATION SCIENCE AND SYSTEMS,
1972, P 445 (ABSTRACT)
1166. KFY,C.A.
A CONVERGENT LOGIC SIMULATOR FOR USE WITH A TIME-SHARING
COMPUTER
PROG INI CONF ON CAC, UNIV OF SOUTHAMPTON, APRIL 1969, P 608-615.
1167. KFY,C.A.
SYNTETIC PROGRAMMABLE DIGITAL SYSTEMS REALIZATION FROM LOGIC
DESIGN TO PRODUCTION
PROC IFIP, VOL 52, NO 12, P 1691-1702, DEC 1964
1168. KIGA,A.E.D.L.
SAP - A PROGRAMMING SYSTEM FOR AUTOMATIC SIMULATION, WIRING AND
PLACEMENT OF LOGICAL EQUATIONS
PROC 3-TH BAR, LGS ANGELES, JUNE 1967, P 18.1-18.34
1169. KICHARD,J.P.
CONTRIBUTION A LA DETECTION DES PANNES DANS LES CIRCUITS LOGIQUES
UNIV DE TOULOUSE, FRANCE, PHD THESIS, 1971
1170. KICHARD,J.P. & AZEMA,P. & IAPPOLITO,J.C.
DETECTION OF MULTIPLE FAULTS IN MONOTONIC NETWORKS - SYNTHESIS OF
FAIRLY RESTARTABLE CIRCUITS
IFIP COOPERATIVE GROUP POSITION, #72-164, 20 P, 1972
1191. KICHASL,J.P. & CCURVOISIER,W. & DIAZ,M. & AZEMA,A.P.
DETECTION OF MULTIPLE FAULTS IN COMBINATIONAL CIRCUITS
DIGITAL INT. SYAP ON FAULT-TOLERANT COMPUTING, JUNE 1972, P 36-41
1192. KICHASL,J.P. & CCURVOISIER,W. & DIAZ,M. & AZEMA,A.P.
COST-EFFECTIVE APPLICATION OF INTEGRATED DATA BASE SYSTEMS
INIC INF CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1972, P 407-417.
1193. KICHARDSON,L.
AIRCRAFT'S IC MULTICHIP INTERCONNECTIONS
TELE INI CONF DIGEST 1971, P 242-243
1194. KICHARDSON,F.K.
INTERACTIVE IC LAYOUT WITH A MINICOMPUTER SYSTEM
1185. RICHARDSON,F.K. & ANDERSON,W.M. & MACLEAN,K.W.
AN INTERACTIVE GRAPHICAL SYSTEM FOR THE DESIGN OF PHOTOMASKS
PROG NEREM 1970, P 182-184
1186. RICHARDSON,F.K. & CASTELFICHER,D.R.
COMPUTER ASSISTED IC PHOTOMASK LAY-OUT
PROC OF SECOND UNIV OF ILLINOIS CONF ON COMPUTER
GRAPHICS, PERTINENT CONCEPTS IN COMPUTER GRAPHICS 1969, P 344-355
- FD. FAIRMAN,M. & NILVEGEL,I.J.
1187. RICHARDSON,F.K. & RESCH,G.L. & VANN,D.M.
COMPUTER-AIDED DESIGN FOR PHOTOMASK PRODUCTION
SOLID-STATE TECHNOLOGY, VOL 13, NO 6, P 60-65, 1970
1188. RIDER,D.W.
A SURVEY OF PRINTED CIRCUIT PROCESSES
MICROLECTRONICS TECHNOLOGY, ED S.L. MARSHALL, BOSTON TECHNICAL
PUBL P 195-203, 1967
1189. RIEHER,J.E. & BOEHN,D.W. & LAMB,V.R. & NOBLEY,R.L.
POGO : PROGRAM-OIENTED GRAPHICS OPERATION
PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 233-255
1190. RIGLING,W.S.
MULTILAYER PRINTED WIRING BOARD DESIGN STANDARD
FINAL REPT J2 PP, REPT OR-11035, AUGUST 1971
CSTI AD 741 353
1201. ROBILLARD,D. & HARRIS,T.
FRINGE BENEFITS OF AUTOMATIC ARTWORK GENERATION
PROC NEPCON, 1969, P 180-207
1202. ROHRISON,J.V.
APPLICATIONS OF LOGIC SIMULATION IN DESIGN AUTOMATION AT
TEXAS INSTRUMENTS
PROC 8TH DAW, DALLAS, 1972, P 138-143
1203. KOCHAEI,F.A.
A SYSTEMATIC METHOD FOR COMPUTER SIMPLIFICATION OF LOGIC DIAGRAMS
JAE CONV RECGRD, 1961, PART 2, P 217-223
1204. RODDE,M.A.
OPTIMIZING BOOLEAN EQUATION SIMPLIFICATION
PHD THESIS, UNIV OF CINCINNATI, 1969, 113 PP ; DISS ABSTHS, VOL 30,
NO 11, P 5009 ; UNIV MICKUILLNS, NC 70-9608
1205. RICHIREK,R.
A TOURGUIDE TO THE AEDCP ROADMAP
PROC 9TH DAW, DALLAS, JUNE 1972, P 16-28
1206. ROHREN,W.

- COMPUTER-AIDED DESIGN OF DIGITAL INTEGRATED CIRCUITS**
IEEE INTERCON NEW YORK 1972.
1207. ROCS, D.
ICFS SYSTEM - GENERAL DESCRIPTION
MIT, DEPT OF CIVIL ENG., WEPT 67-49, 1967
1208. ROSE, C.W.
A SYSTEM OF REPRESENTATION FOR GENERAL PURPOSE DIGITAL COMPUTER SYSTEMS
PH.D THESIS, CASE WESTERN RESERVE UNIV, 1970, 208 PP ; DISS ABSTR,
VOL J-2, NO 2, P 860B ; UNIV MICROFILMS, NO 70-18047
ALSO: WEPT 1113, JENNINGS COMPUTER CENTER, CASE WESTERN RESERVE
UNIV, AUG 1970
1209. ROSE, C.W.
LOGOS AND THE SOFTWARE ENGINEER
PROC FJCC, 1972, P 311-324
1210. ROSE, C.W. & BAKDEN, J.
PROJECT LOGOS AT CASE WESTERN RESERVE UNIV
ACM SIGDA NEWSLETTER, VOL 2, NC 1, P 14, 1972
1211. ROSE, C.W. & BRADSHAW, F.T. & KATZKE, S.W.
THE LOGOS REPRESENTATION SYSTEM
EIGEST IEEE COMPUTER SOCIETY CCNF, SEPT 1972, P 187-190
1212. ROSE, N.A.
COMPUTER-AIDED DESIGN OF PRINTED WIRING BOARDS
PHD THESIS, UNIV OF EDINBURGH, APRIL 1970
1213. ROSE, N.A. & GLDFIELD, J.V.
PRINTED-WIRING BOARD LAYOUT BY COMPUTER
ELECTRONICS & POWER (GP), VOL 17, NO , P 367-369, OCTOBER 1971
1214. ROSENFIELD, R.L.
COMPUTER-ASSISTED MASK PRODUCTION
PROC IEEE, VOL 57, NO 9, 1969, P 1629-1634
1215. ROSENTHAL, C.S.
COMPUTING MACHINE AIDS TO A DEVELOPMENT PROJECT
IRE TRANS ON ELECTRONIC COMPUTERS, VOL 10, P 400-406, SEP 1961
1216. ROSENTHAL, C.S.
MACHINE AIDS TO DESIGN
BELL LABS RECORD, VOL 40, P 51-54, 1962
1217. ROSS, D.T.
THE AED APPROACH TO GENERALISED CAD
PACC 22ND ACM NAT MEETING 1967, P 367-385
1218. ROSS, D.T. & ECORIGUEZ, J.E.
THEORETICAL FOUNDATIONS FOR THE COMPUTER-AIDED DESIGN

SYSTEM
PROC SJCC 1963, P 305-322

1219. ROTH, J.P.
HARDWARE IMPLEMENTATION OF MICROPROGRAMS
IBM INTERNAL RESEARCH REPT, RC1456, AUG 1965
1220. ROTH, J.P.
SYSTEMATIC DESIGN OF AUTOMATA
PROC FJCC 1965, P 1093-1100
1221. ROTH, J.P.
SYSTEMATIC DESIGN OF AUTOMATA
IBM RESEARCH REPT RC1425, JUNE 1965
1222. ROTH, J.P.
DIAGNOSIS OF AUTOMATA FAILURES : A CALCULUS AND A METHOD
IBM J OF RESEARCH AND DEVELOPMENT, VOL 10, P 278-291, JULY 1966
1223. ROTH, J.P.
AN ALGORITHM TO COMPUTE A TEST TO DISTINGUISH BETWEEN TWO
FAILURES IN A LOGIC CIRCUIT
PROC IEEF INT COMPUTER GROUP CONF, WASHINGTON, JUNE 1970, P 247-249
1224. ROTH, J.P.
ON A METHOD OF DESIGN TO FACILITATE TESTING
IBM RESEARCH REPT RC 2853, APRIL 1970
1225. ROTH, J.P.
COMPUTER DESIGN I
IBM RESEARCH REPT RA 45, DEC 1972
1226. ROTH, J.P.
DESIGN OF AUTOMATA - THEORY OF CUBICAL COMPLEXES WITH APPLICATIONS
TO DIAGNOSIS AND ALGORITHMIC DESCRIPTION
IBM RESEARCH REPT RC 3814, APRIL 1972
1227. ROTH, J.P.
DESIGN OF DIAGNOSABLE AUTOMATA
PROC 1972 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 293.
(ABSTRACT ONLY)
1228. ROTH, J.P.
VERIFY : AN ALGORITHM TO VERIFY A COMPUTER DESIGN
IBM TECH DISCLOSURE BULLETIN, VOL 15, NO 8, P 2646-2648, JAN 1973
1229. ROTH, J.P.
ALGORITHM FOR COMPUTING AN ALMOST MINIMUM COVER
IBM TECH DISCLOSURE BULLETIN, VOL 15, NO 12, P 3720-3722, MAY 1973
1230. ROTH, J.P.
CYCLIC TESTDETECT
IBM TECH DISCLOSURE BULLETIN, VOL 15, NO 8, P 2361-2363, JAN 1973

1231. ROTH, J.P. & BOURICIUS, W.G. & SCHNEIDER, P.R.
PROGRAMMED ALGORITHMS TO COMPUTE TESTS TO DETECT AND DISTINGUISH
BETWEEN FAILURES IN LOGIC CIRCUITS
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-16, P 567-580, OCT 1967
1232. ROTH, W.
COMPUTER SOLUTIONS TO MINIMAL COVFN PROBLEMS
OPER. RES., VOL 17, P 455-465, MAY 1969
1233. ROUSE, D.W.
A SIMULATION AND DIAGNOSIS SYSTEM INCORPORATING VARIOUS TIME DELAY
NODES AND FUNCTIONAL ELEMENTS
PHD THESIS, UNIV OF MISSOURI, ROLLA, 1970, 145 PP ; DISS ABSTR,
VOL J1, NO 11, P 6618B ; UNIV MICROFILMS, NO 71-12320
1234. ROUSE, D.W. & SZYGENDA, S.A.
FUNCTIONAL MODELS FOR SIMULATION OF LARGE SCALE DIGITAL SYSTEMS
PROG JCINI CONF ON MATH AND COMPUTER AIDS TO DESIGN, OCT 1969,
P 363
1235. ROUTH, D. & WCC, D.
USER'S MANUAL FOR MSFC MASK AND DISPLAY PROGRAMS
NASA KEP1 TN-X-64696, 38 PP, AUG 1972 (NTIS N72-33193)
1236. ROWLES, A.L. & TOOMEY, J.O.
ALLOCATION PLACEMENT AND ROUTING BY COMPUTER
PROC CCNF ON MICROELECTRONICS IN EQUIPMENT, LONDON, NOV 1966,
PAPER C4, 5PP
1237. ROY, B.K.
FAULT DETECTION AND DIAGNOSIS IN COMBINATIONAL CIRCUITS
PHD THESIS, OHIO UNIV, 1971, 175 PP, SUP H.F. CLOCK ;
DISS ABSTR, VOL 32, NC 11, P 6406B ; UNIV MICROFILMS NO 72-13692
1238. ROY, B.K.
FAULT DETECTION AND DIAGNOSIS IN COMBINATIONAL CIRCUITS
CHIO UNIV, DEPT OF EL ENG, KEP1 EER-16-17, 177 PP , NOV 1972
(NTIS AD 75-029)
1239. ROZENBERG, D.P. & RUPP, Y.S.
THE AUTOMATIC ROUTING OF MULTIPLE PLANE WIRING
IBM FLS SYSTEMS DIV, KEP1 64-825-1129, 1964
1240. RUBIN, F.
DEPTH FIRST PREDICTOR SEARCH
IBM TECH DISCLOSURE BULLETIN, VOL 15, NO 1, P 209-210, JUNE 1972
1241. RUBIN, F.
WIRE LAYER ASSIGNMENT
IBM TECH DISCRL BULL, VOL 15, NO 1, P 226-227, JUNE 1972
1242. RUBIN, F.
WIRE PATH ADJACENCY AVOIDANCE
1243. RUBIN, F.
PRINTED WIRE ROUTING FOR MULTILAYER CIRCUIT BOARDS
PHD THESIS, SYRACUSE UNIV, 1972, 308 PP
DISS ABSTR, VOL 33, NC 9, P 4236B ; UNIV MICROFILMS 73-7767
UNIV MICROFILMS, CRDKE NO 73-7767
1244. RUBIN, F.
THE LEE PATH CONNECTION ALGORITHM
IEEE COMPUTER SOCIETY REPOSITORY, R73-82, 40 PP, 1973
1245. RUBIN, F.
ASSIGNING WIRES TO LAYERS OF A PRINTED CIRCUIT BOARD
PROC 10TH DAW, PCRLAND, JUNE 1973, P 22-32
1246. RUSSELL, J.D. & KIME, C.W.
STRUCTURAL FACTORS IN THE FAULT DIAGNOSIS OF COMBINATIONAL
NETWORKS
DIGEST INT SYMP ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 34-39
1247. RUSSELL, J.D. & KIME, C.W.
STRUCTURAL FACTORS IN THE FAULT DIAGNOSIS OF COMBINATIONAL
NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 11, P 1276-1285, NOV 1971
1248. RUSSELL, S.
ALGORITHMIC CONCEPTS FOR CIRCUIT LAYOUT BY DIGITAL COMPUTER
IBM WORKSHOP ON RCUTING AND PLACEMENT, 1963
1249. RUSSO, R.L.
PARTITIONING FOR LSI : ON THE TRADE-OFF BETWEEN LOGIC PERFORMANCE
AND CIRCUIT-TO-PIN RATIO
IEEE INT CONV DIGEST 1971, P 376-377
1250. RUSSO, R.L.
THE ROLE OF COMPUTER AIDS FOR PARTITIONING OF COMPUTER LOGIC
DIGEST IEEE COMPUTER SOCIETY CCNF, BOSTON, SEPT 1971, P 67-68
1251. RUSSO, R.L.
DESIGN AUTOMATION
COMPUTER, VOL 5, NO 3, P 19-20, MAY/JUNE 1972
1252. RUSSO, R.L.
ON THE TRADE-OFF BETWEEN LOGIC CIRCUIT PERFORMANCE AND
CIRCUIT-TO-PIN RATIO FOR LSI
IEEE TRANS ON COMPUTERS, VOL C-21, NO 2, P 147-153, FEB 1972
1253. RUSSO, R.L.
AN EXAMPLE COMPUTER LOGIC GRAPH AND ITS PARTITIONS AND MAPPINGS
IBM RESEARCH REPT, RC4319, MARCH 1973

1254. RUSSO, R.L. & ODEN, P.H. & WOLFF, P.K.
AN ALGORITHM FOR THE PARTITIONING AND MAPPING OF COMPUTER LOGIC
BLOCKS TO MODULES
IBM RESEARCH REPT RC2815, MARCH 1970
1255. RUSSO, R.L. & ODEN, P.H. & WOLFF, P.K.
A HEURISTIC PROCEDURE FOR THE PARTITIONING AND MAPPING OF COMPUTER
LOGIC GRAPHS
IEE TRANS ON COMPUTERS, VOL 20, NO 12, P 1455-1462, DEC 1971
1256. RUSSO, R.L. & WOLFF, P.K.
ALVS - AUTOMATED LOGIC MAPPING SYSTEM
IBM RES REPT RC3329, 1971
1257. RUSSO, R.L. & WOLFF, P.K.
ALVS - AUTOMATED LOGIC MAPPING SYSTEM
PLCC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 118-130
1258. RUSSO, R.L. & WOLFF, P.K.
A COMPUTER-BASED DESIGN APPROACH TO PARTITIONING AND MAPPING
OF COMPUTER LOGIC GRAPHS
PROG IEEE, VOL 60, NO 1, P 28-34, JANUARY 1972
1259. RUTMAN, R.A.
LOGIK : A SYNTAX-DIRECTED COMPILER FOR COMPUTER BIT-TIME SIMULATION
M.S. THESIS, UCL, AUG 1964
1260. RUTMAN, R.A.
AN ALGORITHM FOR PLACEMENT OF INTERCONNECTED ELEMENTS, BASED ON
MINIMUM WIRE LENGTH
PRCC SJCC 1964, P 477-490
1261. RUTMAN, R.A.
FAULT DETECTION TEST GENERATION FOR SEQUENTIAL LOGIC BY HEURISTIC
TREE SEARCH
IEEE COMPUTER CIRCUIT REPOSITORY, K72-187, 31 P, 1972
1262. RYNNICKI, M.B.
MACHINE TRANSLATION OF A DIGITAL DESIGN LANGUAGE
M.S. THESIS, DEPT OF EL ENG, UNIV OF WISCONSIN, 1967
1263. SAILLARD, J.C. & LUSINCHI, J.P.
PROGRAMME CONVERSATIONNEL PCUW L'AIDE A L'IMPLANTATION DE CIRCUITS
INTEGRES
CONF SUR LA MICROELECTRONIQUE AVANCEE, PARIS, 1970, P 412
1264. SAILLARD, J.C. & SARRET, M.J.
DESSIN AUTOMATIQUE DES MASQUES : LE PROGRAMME DESNAG
CNRS ELECTRIQUE, VCL 49, NO 1, P 92-97, JAN 1969
1265. SAITO, M.
A CONDITION FOR THE PLANARITY OF ELECTRONIC CIRCUITS
FLICKONICS AND CCWN IN JAPAN, VOL 51, NO 8, P 166-167, AU 1968
1266. SALISBURY, A.B. & ENSLBY, P.H.
DIAGNOSTIC PROGRAMMING FOR DIGITAL COMPUTERS- A BIBLIOGRAPHY
WEST POINT MILITARY ACADEMY, APRIL 1967 ; NTIS AD 813 831;
1267. SAMI, M.
UN PROGRAMMA PER IL TRACCIAMENTO AUTOMATICO DEI CIRCUITI STAMPATI
(PROGRAM FOR AUTOMATIC ROUTING OF PRINTED CIRCUITS - IN ITALIAN)
ALTA FREQUENZA, VCL 37, P 283-298, APRIL 1968
1268. SANDERSON, G. & MILICI, A.
A LOGIC AND SIGNAL FLOW DIAGRAM SUBSYSTEM
PROC 9TH DAW, DALLAS, JUNE 1972, P 250-258
1269. SARNE, A. & WATERLOO, B.
THE CRIMASS SYSTEM FOR THE DESIGN, CONSTRUCTION, INSTALLATION
AND SIMULATION OF SYNCHRONOUS SEQUENTIAL MACHINES (IN FRENCH)
NETRA, VOL 9, NO 1, P 91-110, 1970
1270. SASS, W.H.
GLEAM/1130 : A PRODUCTION SYSTEM BASE FOR COMPUTER-AIDED DESIGN
PROC 5TH DAW, WASHINGTON, JULY 1969, P 26.1-26.15
1271. SASS, W.H. & KROSNER, S.P.
AN 1130-BASED LOGIC LAYOUT AND EVALUATION SYSTEM
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 64-70
1272. SAWIN, D.H.
DESIGN OF FAULT DETECTING ASYNCHRONOUS SEQUENTIAL CIRCUITS
M.S. THESIS, UNIV OF IDAHO, 1971
1273. SAWIN, D.H. & MAX, G.K. & GREENIG, S.R.
DESIGN OF ASYNCHRONOUS MACHINES FOR FAULT DETECTION
DIGEST INT SYMP IN FAULT-TOLERANT COMPUTING, JUNE 1972, P 172-175
1274. SCANLON, F.T.
AUTOMATED PLACEMENT OF MULTI-TERMINAL COMPONENTS
PROC 8-TH DAW, ATLANTIC CITY, JUNE 1971, P 143-154
1275. SCARLETT, J.A.
PRINTED CIRCUIT BOARDS FOR MICROCIRCUITS
VAN NGSTRAND REINHOLD, LONDON, 1970
1276. SCHEFF, B.H.
USING A DECISION TABLE STRUCTURE AS THE INPUT LANGUAGE FORMAT FOR
PROGRAMMING AUTOMATIC TEST EQUIPMENT SYSTEMS
IEEE TRANS ON ELECTRONIC COMPUTERS, VCL EC-14, NO 2, P 248-250,
APRIL 1965
1277. SCHEFF, B.H.
A MACHINE DESIGN AIDS SYSTEM FOR DIGITAL DESIGNERS
COMPUTER DESIGN, VCL 8, NO 10, P 76-81, OCT 1969
1278. SCHEFF, B.H. & KRONSTADT, F. & YOUNG, S.

THE ROLE OF A COMPUTER MACHINE AIDS SYSTEM IN THE DIGITAL DESIGN
PROCESS
PROG. JOINT CCNF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ANAHEIM, OCT 1969, P 414

1279. SCHEFF, H. H. & YOUNG, S. P.
GATE LEVEL LOGIC SIMULATION
MCA PREUSER, DESIGN AUTOMATION OF DIGITAL SYSTEMS, (CH 3),
PRENTICE HALL, 1972
1280. SCHERK, D. R.
ON THE REPRESENTATION OF DIGITAL FAULTS
PHD THESIS, UNIV OF ILLINOIS, 1969, 69 PP ; DISS ABSTR, VOL 30,
NO 7, P 3137 ; UNIV MICROFILMS, NO 70-968 ; ALSO: UNIV OF
ILLINOIS,CSL, MEFT R-418 ; (UNIS AD 688 836)
1281. SCHERK, D. R. & METZKE, G.
ON THE DESIGN OF MULTIPLE FAULT DIAGNOSABLE NETWORKS
DIGEST INT SYMPO FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 46-50
1282. SCHERK, D. R. & METZKE, G.
ON THE DESIGN OF MULTIPLE FAULT DIAGNOSABLE NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, P 1361-1364, NOV 1971
1283. SCHERK, D. R. & METZKE, G.
A NEW REPRESENTATION FOR FAULTS IN COMBINATIONAL DIGITAL CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 8, P 858-866, AUG 1972
ALSO: IEEE COMPUTER GROUP REPOSITORY, R 70-140, 41 P
1284. SCHERK, D. R. & METZKE, G. A.
ON THE INDISTINGUISHABILITY OF FAULTS IN DIGITAL SYSTEMS
PROC 6TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 752-760,
CCT 1968
1285. SCHERK, D. R. & METZKE, G. A.
THE USE OF CONNECTION GRAPHS FOR THE DETECTION OF DIGITAL FAULTS
PROG 7TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 261-270,
OCT 1969
1286. SCHISCHKA, L. & WILNER, B.
COMPUTER AIDS IN THE LAYOUT OF LSI
ILEF INTERCON, NEW YORK, MARCH 1972
1287. SCHLAAPPI, H. P.
A FORMAL LANGUAGE FOR DESCRIBING MACHINE LANGUAGE, TINNING
AND SEQUENCING (LOTIS)
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-13, NO 4, P 439-448,
AUG 1964
1288. SCHNELL, U. C.
GATE FOR GATE MODULAR REPLACEMENT OF COMBINATIONAL SWITCHING
NETWORKS
1289. SCHNELLER, P. R.
SYNTHESIS OF MULTIPLE OUTPUT COMBINATIONAL LOGIC USING A LIBRARY
OF FUNCTIONALLY PACKAGED STRUCTURES
PHD THESIS, UNIV OF WISCONSIN, 1966
1290. SCHNELLER, P. R.
ON THE NecessITY TO ATTAIN D-MAINS IN DIAGNOSTIC TEST GENERATORS
IHW J OF RESEARCH AND DEVELOPMENT, VCL 11, P 114, JAN 1967
1291. SCHNELLER, P. R. & DIETMEYER, D. L.
AN ALGORITHM FOR SYNTHESIS OF MULTIPLE OUTPUT COMBINATIONAL
LOGIC
IEEE TRANS ON COMPUTERS, VOL C-17, NO 2, P 117-128, FEB 1968
1292. SCHONROCK, K. H.
HANNING DESIGN AUTOMATION SOFTWARE IMPLEMENTATION ANTLIN
REPORT MIS-RPT 415-70-0020, 38 P, JUNE 1970 ; NASA-CR-162841;
1293. SCHORR, H.
A REGISTER TRANSFER LANGUAGE TO DESCRIBE DIGITAL SYSTEMS
REF ID: TR-30, DEPT OF EL ENG, PRINCETON UNIV, SEPT 1962
1294. SCHORR, H.
TOWARDS THE AUTOMATIC ANALYSIS AND SYNTHESIS OF DIGITAL SYSTEMS
PHD THESIS, PRINCETON UNIV, DEPT OF EL ENG, DEC 1964
1295. SCHORR, H.
COMPUTER-AIDED DIGITAL SYSTEM DESIGN AND ANALYSIS USING A
REGISTER TRANSFER LANGUAGE
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-13, NO 6, P 730-737,
DEC 1964
1296. SCHROEDER, D. & SCHUELER, D.
USERS MANUAL FOR THE SANDIA MICROCIRCUIT MASK GENERATION PROGRAM
SANDIA LABS, REPT SC-DR-7108J1, 34 PP, NOV 1971 (NTIS SC-DR-7108
1297. SCHROEPPEL, R. A.
GRAPH PARTITIONING
PHD THESIS, POLYTECHNIC INST OF BROOKLYN, 1971, 251 PP ;
SUP : E. J. SMITH & A. C. MCCELLAR ; DISS AUSTR, VOL 32, NO 5,
P 2719B ; UNIV MICROFILMS, NO 71-29105
1298. SCHULER, D. M.
THE CLUSTERING OF INTERCONNECTED NOELS
GTE LABS TECHNICAL MEMORANDUM 70-468-1, DEC 1970
1299. SCHULER, D. M.
SIMULATION OF NAME LOGIC
DIGEST IEEE COMPUTER SOCIETY CCNF, SEPT 1972, P 243-246

1300. SCHULER,D.M. & ULRICH,E.G.
CLUSTERING AND LINEAR PLACEMENT
PROG 9TH DAN, DALLAS, JUNE 1972, P 50-56
1301. SCHUNACHER,B.
INTRODUCTION TO ICES
MIT, DEPT OF CIVIL ENG., NFPI R67-47, 1967
1302. SCHWEINFERT,D.G.
COMPUTER GENERATED ICET LAYOUT USING A VERTICALLY-PACKED
WEININGER ARRANGEMENT
ISSCC 71 DIGEST (1971) P 118-119
1303. SCHWEIBERT,D.G. & KENNIGHAN,B.W.
A PROPER MODEL FOR THE PARTITIONING OF ELECTRICAL CIRCUITS
PROC 9TH DAN, DALLAS, JUNE 1972, P 57-62
1304. SECREST,D. & NEVFLUGLI,J. (FDS)
EMERGING CONCEPTS IN COMPUTER GRAPHICS (PROCEEDINGS OF
CONF ON COMPUTER GRAPHICS, UNIV OF ILLINOIS 1967.
BENJAMIN INC., NEW YORK 1968.
1305. SEFFLEV,P.L.
COMPUTER CONTROLLED DESIGN SYSTEM FOR PRINTED CIRCUIT BOARDS
UNIV OF WATERLOO, INDUSTRIAL RESEARCH INSTITUTE,
PROJECT #112, MAY 1970 , 121 PAGES + APPENDICES.
1306. SELLKIS,F.F. & HSIAO,M.Y. & LEARNISON,L.N.
ANALYZING ERRORS WITH THE BOOLEAN DIFFERENCE
DIGEST FIRST ANNUAL IEEE COMPUTER CONF, CHICAGO, SEP 1967, P6-9
1307. SELLERS,F.F. & HSIAO,M.Y. & LEARNISON,L.W.
ANALYZING ERRORS WITH THE BOOLEAN DIFFERENCE
IEFT TRANS ON COMPUTERS, VOL C-17, NO 7, P 676-683, JULY 1968
1308. SELLERS,F.F. & HSIAO,M.Y. & LEARNISON,L.W.
ERROR DETECTING LOGIC FOR DIGITAL COMPUTERS
MCGRAW HILL, 1968
1309. SEMI-SANDIERG,S. & CIDMANSON,F.
FILE ORGANISATION BY PLUTO
PROC FILE 08, 1AG CONF ON FILE ORGANISATION NO 3, SWETS 6
ZETTLINGER, AMSTERDAM 1965
1310. SEMPLE,P.
GENERALISED INFORMATION SYSTEM - A TOOL FOR DESIGN AUTOMATION
PROC 4TH DAN, LOS ANGELES, JUNE 1967, P 11.1-11.26
1311. SEHAGIRI,N.
A DECISION TABLE APPROACH TO SELF DIAGNOSTIC COMPUTERS
PROC IEEF, VOL 55, NO 12, P 2180-2181, DEC 1967
1312. SESHU,S.
ON AN IMPROVED DIAGNOSIS PROGRAM
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL 14, NO 2, P 76-79, FEB 1965
1313. SESHU,S.
THE LOGIC ORGANISER AND DIAGNOSIS PROGRAMS
REP'R R-2226, COORDINATED SCIENCE LAB, UNIV OF ILLINOIS, JULY 1964
1314. SESHU,S.
ON AN IMPROVED DIAGNOSIS PROGRAM
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL 14, NO 2, P 76-79, FEB 1965
1315. SESHU,S. & FREEMAN,D.N.
THE DIAGNOSIS OF ASYNCHRONOUS SEQUENTIAL SWITCHING SYSTEMS
IEE TRANS ON ELECTRONIC COMPUTERS, VOL FC-11, P 459-466, AUG 1962
1316. SETH,S.C.
FAULT DIAGNOSIS OF COMBINATIONAL CELLULAR ARRAYS
PROC 7TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, OCT 1969,
1317. SETH,S.C.
FAULT DIAGNOSIS OF COMBINATIONAL CELLULAR ARRAYS
PROC 7TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, OCT 1969,
P 272-283
1318. SETH,S.C.
FAULT TESTING IN COMBINATIONAL CELLULAR ARRAYS
PHD THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1970, 68 PP ;
DISS ABSTR, VOL 31, NC 9, P 5373B ; UNIV MICROFILMS NO 71-5231
1319. SHAFER,J. & SCHIFF,B.H.
EFFICIENT SIMULATION WITHIN A COMPREHENSIVE DESIGN AUTOMATION
SYSTEM
PKOC JOINT CONF ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ANAHEIM, OCT 1968, P 417
1320. SHALA,L.
AUTOMATIC ANALYSIS OF ELECTRONIC DIGITAL CIRCUITS USING LIST
PROCESSING
CACM, VOL 9, NO 5, P 372-380, MAY 1966
1321. SHARP,J.C.
MINIMIZING SYSTEM DELAY IN SYNCHRONOUS DIGITAL BACKPLANE DESIGNS
PROC 24TH ACN NATL CONF, 1969, P 311-321
1322. SHENKMAN,S.M.
CIRCUIT DIAGRAM GENERATION VIA FUNCTIONAL LOGIC
PROC 17TH DAN, PORTLAND, JUNE 1973, P 267-273
1323. SHIFFARD,D.N. ET AL
A COMPUTER-AIDED METHOD FOR CHECKING AND MAKING INTEGRATED
CIRCUIT MASKS
RECORD WESCON, SESSION 1/4, AUG 1966

1324. SHERMAN,J.W.
COMPUTER CONTROLLED HARDWARE TESTING : A PROGRAMMER'S VIEW OF THE
TEST CHAMFER
PROC & ID DAY, ATLANTIC CITY, JUNE 1971, P 367-372
1325. SHIAGZAK,I.T.
COMPUTER PROGRAM FOR DESIGNING OPTIMAL NETWORKS WITH MOS GATES
UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE, APRIL 1972, 121 P
1326. SHIAGO,K.W.
IMPLEMENTATION AND ANALYSIS OF EFFICIENT GRAPH PLANARITY TESTING
Pad Thesis, UNIV OF WISCONSIN, 1969, 110PP
1327. SHIRO,G.E. & LAFIDUS,L.I.
METHODS OF LAYING OUT PRINTED CIRCUITS
REPT F1-MT-24-1C9-70, 22P, AUGUST 1970, EDITED TRANSLATION
FROM RUSSIAN OF A.L. DION : THE APPLICATION OF COMPUTERS IN
THE ANALYSIS OF STABILITY AND SHORT CIRCUIT CURRENTS IN POWER
SYSTEMS, KIFV 1968, P 108-215 ; CHTSL AD 713 615
1328. SHIVAT,S.O. & BAGLE,T.H.
A COMPUTER AIDED PROCEDURE FOR COMPLETE DESIGN OF SEQUENTIAL
MACHINES
ALBUQUERQUE UNIV, DIGITAL SYSTEMS LAB, REPT AU-1-26, MARCH 1973
65 P
1329. SHOKRI,M.A.
THE ATTAINMENT OF RELIABLE DIGITAL SYSTEMS THROUGH THE USE OF
REDUNDANCY - A SURVEY
IEEE COMPUTER GROUP NEWS, MARCH 1968, P 2-17
1330. SHOSLACK,A.
COMPUTERIZED METHODS FOR THE ROUTING OF PRINTED CIRCUIT BOARDS
COMPUTER DESIGN, VOL 9, NO 7, P 80-87 (JULY 1970).
1331. SHOSLACK,A.
DESIGN AUTOMATION FOR DIGITAL LOGIC PACKAGING
AERON RECORD, NOV 1971, VOL 13, PART 3, P 58-69
1332. SHOSLACK,A.
OPTIMIZATION OF COMPONENT LAYOUT AND MINIMIZATION OF WIRING
PCRC REPORT, 1971, P 75-81
1333. SHRADEH,R.W.
A LOGIC DESIGN PROCEDURE TO FACILITATE FAULT DETECTION
PRO THISIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1971, 192 PP ;
THIS ALSO, VOL 32, NO 8, P 4602B ; UNIV MICROFILMS,
ALSO : REPT R-513, UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE,
(NTIS AD 720 382)
1334. SIDDEES,R.A.
COMPUTER AIDED DESIGN
1335. SIEGENS,R.A. ET AL
COMPUTER GRAPHICS, A REVOLUTION IN DESIGN
AMERICAN MANAGEMENT ASSOCIATION, 1966, 160 PP
1336. SIGIST,P.
ELECTRONIC EXCHANGE ENGINEERING AND DOCUMENTATION BY COMPUTER
PROG 1966 BRITISH JOHN COMPUTER CONF, EASTBOURNE, MAY 1966, P 553-556
P 145-148
1337. SILACCI,R.C. & LCOMIS,R.H.
A COMPUTER GRAPHICS APPLICATION TO COMPUTER-AIDED LOGIC DESIGN
PROC 2ND HAWAII CONF ON SYSTEMS SCIENCES, JAN 1969, P 553-556
1338. SILVER,K.
AN ALGORITHM FOR THE ASSIGNMENT PROBLEM
CACM, VOL 3, NO 11, P 605-606, NOV 1960
1339. SILVERBERG,M.
CLIC, COMPUTER LAYOUT OF INTEGRATED CIRCUITS
PROC 5-TH DAY, WASHINGTON, JULY 1968, P 17-1-17-4
1340. SINDEN,F.W.
TOPOLOGY OF THIN FILM RC CIRCUITS
BSTJ, VOL 45, NOV 1966, P 1639-1662
1341. SINDEN,F.W.
TOPOLOGY OF THIN-FILM RC CIRCUITS
THEORY OF GRAPHS, CCFN ROM, 1966, DUNCD, PARIS
1342. SMITH,D.L.
MODELS AND DATA STRUCTURES FOR DIGITAL LOGIC SIMULATION
MIT, MASTERS THESIS, 1966
1343. SMITH,G.R. & YAU,S.S.
A PROGRAMMED FAULT DETECTION ALGORITHM FOR COMBINATIONAL
SWITCHING NETWORKS
PROC NEC, DEC 1966, P 668-673
1344. SMITH,G.W.
FAULT DETECTION TEST DERIVATION USING BOOLEAN DIFFERENCE TECHNIQUES
PROC 25TH ACM NATL CONF, EDITION, AUG 1972, P 369-378
1345. SMITH,G.W. & CHAPPELL,S.G.
MACHINE AIDS FOR LOGIC DESIGN VERIFICATION, FAULT DETECTION AND
FAULT ISOLATION
DIGEST IEEE INT COMPUTER SOCIETY CONFC, EDITION, SEPT 1971, P 65-64
1346. SMITH,G.W. & CHAPPELL,S.G.
MACHINE AIDS FOR LOGIC DESIGN VERIFICATION, FAULT DETECTION AND
FAULT ISOLATION
DIGEST IEEE ANTECON, MARCH 1972, P 56-57

1347. SMITH, M.G. SYSTEMS CONSIDERATIONS FOR LSI EPCARD SYSTEM, SESSION 10/1, AUG 1966
1348. SMITH, R.J. SYNTHESIS HEURISTICS FOR LARGE ASYNCHRONOUS SEQUENTIAL CIRCUITS PROD. THESIS, UNIV OF MISSOURI, ROLLA, 1970, 88 PP ; DISS. ASTR., VOL 31, NO 11, P 6619B : UNIV MICROFILMS 71-12310
1349. SMITH, R.J. & TRACY, J.H. COMPUTER GENERATED NEXT STATE EQUATIONS IN ASYNCHRONOUS SEQUENTIAL CIRCUITS ECON 201H SWEETECO, 1968, SESSION 13B
1350. SMITH, R.J. & TRACY, J.H. & SCHIEFFEL, W.L. & MAKI, G.K. AUTOMATION IN THE DESIGN OF ASYNCHRONOUS SEQUENTIAL CIRCUITS PROG SJCC 1968, P 55-60
1351. SMITH, R.F. PIN ASSIGNMENT OF CIRCUIT CARDS AND THE ROUTABILITY OF MULTILAYER PCB'S IN VIVING BACKPLANES PROC 10TH DAW, PORTLAND, JUNE 1973, P 33-43
1352. SMITH, R.C. PIN ASSIGNMENT OF CIRCUIT CARDS AND THE ROUTABILITY OF MULTILAYER PCB'S IN VIVING BACKPLANES PROC 10TH DAW, PORTLAND, JUNE 1973, P 403-405
1353. SCHOLFELSKI, J.S. COMPUTER AIDED DESIGN OF DIGITAL SYSTEMS PROC 3RD AUSTRALIAN COMPUTER CONF., CANBERRA, MAY 1966, P 69-135
1354. SCALVICO, W. ON PARTITIONING LOGIC SYSTEMS IN LARGE SCALE INTEGRATION PCRL NEC, DEC 1970, P 888
1355. SPANDREK, L.W. SYNTHESIS OF LOGIC FUNCTIONS ON AN ARMY OF INTEGRATED CIRCUITS AF-CRL REPORT (NTIS AD 637 174) : (AIR FORCE CAMBRIDGE RESEARCH LAB.)
1356. SPANDREK, L.W. & TONIK, A.B. PLANAR INTERCONNECTION LOGIC PROC SYSP-UN MICROELECTRONICS AND LARGE SYSTEMS, WASHINGTON, NCW 1964, P 246-266 (ED S.J. MATHIS)
1357. SPITALNY, A. DESIGNING A SYSTEM ON A CHIP PROG 7TH DAW, SAN FRANCISCO, JUNE 1970, P 335-345
1358. SPITALNY, A. USE OF COMPUTER GRAPHICS IN COMPUTER AIDED DESIGN OF LSI EQUIPMENT DIGEST IEEE INT CCN, MARCH 1970, P 228-229
1359. SPITALNY, A. & GOLBBERG, M.J. SPITALNY, A. & GOLBBERG, M.J. ON-LINE OPERATION OF CADIC (COMPUTER-AIDED DESIGN OF IC'S) PROG 4-1H DAW, LOS ANGELES, JUNE 1967, P 7-17-20
1360. SPITALNY, A. & GOLBBERG, M.J. COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS ON-LINE GRAPHICS APPLIED TO LAYOUT DESIGN OF IC'S PROC IEEE, VOL 55, NO 11, P 1982-1988, NOV 1967
1361. SPITALNY, A. & GOLBBERG, M.J. COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS PROC 3RD DAW, ATLANTIC CITY, JUNE 1966
1362. SPITALNY, A. & MANN, W.S. A DISCUSSION OF CDL, A COMPUTER DESCRIPTION LANGUAGE AND ASSOCIATED DESIGN AID SYSTEMS PROC 6TH DAW, MIAMI BEACH, JUNE 1969, P 3N3
1363. SRINIVASAN, C.V. AN INTRODUCTION TO CDL, A COMPUTER DESCRIPTION LANGUAGE NTIS AD 661-581
1364. SRINIVASAN, C.V. CDL, A COMPUTER DESCRIPTION LANGUAGE • PART 1 : THE NATURE OF THE DESCRIPTION LANGUAGE AND ORGANISATION OF DESCRIPTIONS IEEF COMPUTER GROUP REPCSTICKY, R 69-135, 10 PP, 1969
1365. SRINIVASAN, C.V. CDL, A COMPUTER DESCRIPTION LANGUAGE • PART 2 : KINUS OF DESCRIPTIONS OF A COMPUTER SYSTEM IEEF COMPUTER GROUP REPCSTICKY, R 69-136, 2C PP, 1969
1366. SRINIVASAN, C.V. CDL, A COMPUTER DESCRIPTION LANGUAGE • PART 1 : THE NATURE OF THE DESCRIPTION LANGUAGE AND ORGANISATION OF DESCRIPTIONS IEEF COMPUTER GROUP REPCSTICKY, R 69-135, 10 PP, 1969
1367. SRINIVASAN, C.V. CDL, A COMPUTER DESCRIPTION LANGUAGE NTIS AD 625 5b7
1368. STABLEY, F.P. SYSTEM DESCRIPTION LANGUAGES IEEE TRANS ON COMPUTERS, VOL C-19, P 1160-1173, DEC 1970
1369. STAHL, W.J. & MCBRIDE, T.K. & MAENPA, J.H. INVESTIGATION OF FAULT DIAGNOSIS BY TRANSFER FUNCTION TECHNIQUES ITT KELLOGG COMM SYSTEMS, CHICAGO, REPT UK-65-113, 119 P, NOV 1965
1370. STALLER, J.J. BACK PANEL WIRING BY AUTOMATED TECHNIQUES PROC NEPCON, 1971, P 191-212
1371. STEARNS, S.K.

STORE DIAGNOSTIC DEVELOPMENT USING DIGITAL SIMULATION
IEEE COMPUTER GROUP REPOSITORY, R 70-102, 28 PP, 1970

1372.

THE BACKJACKET WIRING PROBLEM : A PLACEMENT ALGORITHM
SIAM REVIEWS, VOL 3, NO 1, P 37-50 (JAN 1961).

1373.

STEINBERG, L. & KELLYAN, H.
AUTOMATED COMPUTER CARD DESIGN
PROC 16TH ACM NAT MEETING, LOS ANGELES, SEPT 1961, SESSION 13B4

1374.

STEVENS, J.E.
FAST HEURISTIC TECHNIQUES FOR PLACING AND WIRING PRINTED CIRCUIT
BOARDS
Ph.D. THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1972, 126 PP ;
DISC. ASTATE, VOL 34, NC 2, P 629H ; UNIV MICROFILMS, NO 73-17438

1375.

SIGNE, A.J.
PARTITIONING OF LOGIC INTO PHYSICAL ENTITIES
PROC SILKSCREEN DESIGN AUTOMATION WORKSHOP, NEW ORLEANS, 1966

1376.

STONE, H.S.
AN ALGORITHM FOR MODULAR PARTITIONING
JACM, VOL 17, NO 1, P 182-195, JAN 1970

1377.

STORY, J.R.
STATE ASSIGNMENT OPTIMIZATION FOR SYNCHRONOUS SEQUENTIAL MACHINES
Ph.D. THESIS, UNIV OF ALABAMA, 1971, 133 PP ; DISS ABSTR, VOL 32,
NO 1, P 645H ; UNIV MICROFILMS NO 71-20122

1378.

SZILZ, R.
MAN-MACHINE CONSOLE FACILITIES FOR COMPUTER-AIDED DESIGN
PROC SJCC 1-363, P 323-328.

1379.

STRATFORD, R.I.
COMPUTER-AIDED CHECKING OF INTEGRATED CIRCUIT LAYOUT CONSTRAINTS
PROC IN CONF ON CAD, UNIV OF SOUTHERN CALIFORNIA, APR 1972, P 45-50.
IEE CONF PUBL NO 86

1380.

SIRKLAND, P.R. & CRAWFORD, B.J.
ADVANCES IN COMPUTER GENERATION OF MASTER ARTWORK FOR
MICRONATURE CIRCUITS
SCP AND SOLID STATE TECHNOLOGY, JULY 1967, P 31-34

1381.

SIRKLAND, P. & LEZWANT, H.
AUTOMATED DIAGRAM DRAFTING(ADD)
PROC 4TH DAW, LOS ANGELES, JUNE 1967, P 19-1-19-20

1382.

SITUATION, J.L. & WATKINS, K.V.
A COMPUTER OPERATED MANUFACTURING AND TEST SYSTEM
IBW J. OF RESEARCH AND DEVELOPMENT, VOL 11, P 452-460, JULY 1967

1383.

SU, S.Y. & BAKAY, W.B. & CANBERRY, R.L.
COMPUTER ORIENTED ALGORITHMS FOR SYNTHETIZING MULTIPLE OUTPUT
COMBINATIONAL AND FINITE MEMORY SEQUENTIAL CIRCUITS

A SYSTEM MODELING LANGUAGE TRANSLATION

PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 35-49

1384.

SU, S.Y. & CARBERRY, R.L.
DESIGN AUTOMATION LANGUAGES
PROG 5TH HAWAII INT CONF ON SYSTEM SCIENCES, HONOLULU,
JANUARY 1972, P 18-1-187

SU, S.Y.H. & CARBERRY, R.L.
DIGITAL SYSTEM FAULT DIAGNOSIS PACKAGE
PROC 1971 SUMMER SIMULATION CONF, BOSTON, JULY 1971, P 83-95

SU, S.Y.H.
AUTOMATED LOGIC DESIGN VIA A NEW LOCAL EXTRACTION ALGORITHM
PROC NEC, 1969, P 651-656

SU, S.Y.H.
COMPUTER-AIDED SYNTHESIS OF MULTIPLE OUTPUT, MULTI-LEVEL NAND
SWITCHING NETWORKS WITH FAN-IN AND FAN-OUT RESTRICTIONS.
PROC 4TH HAWAII CONF ON SYSTEM SCIENCES, HONOLULU, JAN 1971,
P 586-589

SU, S.Y.H.
SYNTHESIS OF MULTIPLE-OUTPUT FAN-IN LIMITED NAND NETWORKS
PROC IEEE REGION 6 CONF, SACRAMENTO, MAY 1971, SESSION 1B4

SU, S.Y.H.
SYNTHESIS OF MULTIPLE STUCK-TYPE FAULTS IN COMBINATIONAL NETWORKS
IEEE COMPUTER GROUP REPOSITORY, K72-126, J4 P, 1972

SU, S.Y.H. & CHANG, S.J. & EKEUF, N.A.
LOCATION OF MULTIPLE STUCK-TYPE FAULTS IN COMBINATIONAL NETWORKS

SU, S.Y.H. & NAN, C.W.
A NEW APPROACH TO THE FAULT LOCATION OF COMBINATIONAL CIRCUITS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 1, P 21-30, JAN 1972
ALSO: IEEE COMPUTER GROUP REPOSITORY, K71-3

SU, S.Y.H. & NAN, C.W.
COMPUTER-AIDED SYNTHESIS OF MULTIPLE-OUTPUT MULTILEVEL NAND
NETWORKS WITH FAN-IN AND FAN-OUT CONSTRAINTS
IEEE TRANS ON COMPUTERS, VOL C-2C, NO 1, P 1445-1455, DFC 1571
ALSO: IEEE COMPUTER GROUP REPOSITORY, R71-34

SU, S.Y.H.
DESIGN OF MULTIPLE-OUTPUT LOGIC NETWORKS BY A COMPUTER WITH A
SMALL MEMORY SPACE
PROC IEEE REGION 6 CONF, SACRAMENTO, MAY 1971, SESSION 2C4

SU, Y.H.
COMPUTER ORIENTED ALGORITHMS FOR SYNTHETIZING MULTIPLE OUTPUT
COMBINATIONAL AND FINITE MEMORY SEQUENTIAL CIRCUITS

- PHD THESIS, UNIV OF WISCONSIN, 1967, 148 PP ; SUP D.L. DIETMEYER
PROC SJCC , 1963, P 329-346
1395. SU,Y.H.
SYNTHESIS OF MULTIPLE-OUTPUT, FAN-IN LIMITED NAND LOGIC NETWORKS
IEEE COMPUTER GROUP RESEARCH GROUP R70-5, 26 PP, 1970
1396. SU,Y.H. & DIETMEYER,D.L.
COMPUTER REDUCTION OF TWO-LEVEL MULTIPLE OUTPUT SWITCHING CIRCUITS
IEE TRANS ON COMPUTERS, VOL C-18, NO 1, P 58-63, JAN 1968
1397. SU,Y.H. & MINGANTEN,R.A.
COMPUTER-AIDED DESIGN OF MULTIPLE OUTPUT LOGIC NETWORKS
IEE COMPUTE GRUP REFPOSITORY, R 70-129, 37 PP, 1970
1398. SUGIYAMA & NEMOTO,S. & KANI,K. & OHTSUKI,T. & WATANABE,H.
AN INTEGRATED CIRCUIT LAYOUT DESIGN PROGRAM BASED ON A GRAPH
THEORETICAL APPROACH,
ISSCC, PHILADELPHIA, FEB 1970, P 86-87
1399. SUGIYAMA,N. & HIKANG,M.
AN AUTOMATED INTEGRATED CIRCUIT LAYOUT DESIGN PROGRAM OF A
SYSTEMATIC CHIP USING BUILDING BLOCKS
PRCC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 283-288,
IEE CONF PUBL NO 86.
1400. SUNG,C.H.
FAULT DETECTION AND LOCALIZATION IN SEQUENTIAL CELLULAR ARRAYS
PHD THESIS, UNIV OF TEXAS, AUSTIN, A971, 80 PP ; SUP C.L.COATES;
DISS ABSTR, VOL 32, NO 11, P 6408B ; UNIV MIROFILMS NO 72-15842
1401. SURINA,J.J.
TRADE-OFF'S IN HIGH SPEED COMPUTER INTERCONNECTIONS
PRCC NEPCUN, 1970, P 9.13-9.30
1402. SUSSMAN,A.A.
ADDITIONAL APPLICATIONS OF THE BOOLEAN DIFFERENCE TO FAULT
DETECTION AND DIAGNOSIS
DIGEST INT SYMPO FAULT-TOLERANT COMPUTING, JUNE 1971, P 58-61
1403. SUSSMAN,J.V.
ICTS SYSTEM DEVELOPMENT PRIMER
MIT, DEPT OF CIVIL ENG., REPT R68-56, MAY 1968
1404. SUSSMAN,S. & OGLESBY,R.
COMPUTERIZED LOGIC DESIGN OF DIGITAL CIRCUITS
NASA REPT CR-2212, REPT 275-0678, MARCH 1973, 166 PP,;
NTIS A73-19230)
1405. SUTHERLAND, I.E. & CESEKICHER,D.
HOW BIG SHOULD A PRINTED CIRCUIT BOARD BE
IEE TRANS ON COMPUTERS, VOL C-22, NO 5, P 537-541, MAY 1973
1406. SUTHERLAND,I.E.
FUNCTIONAL SIMULATION, A BASIS FOR A SYSTEMS APPROACH TO DIGITAL
- SKETCHPAD, A MAN-MACHINE GRAPHICAL COMMUNICATION SYSTEM
PROC SJCC , 1963, P 329-346
1407. SUTHERLAND,I.E.
A METHOD FOR SOLVING AMBITARY WALL WAVES BY COMPUTER
IEE TRANS ON COMPUTERS, VOL C-18, NO 12, DEC 1969
1408. SUTHERLAND,W.P.
COMPUTER ASSISTANCE IN THE LAYOUT OF INTEGRATED CIRCUIT MASKS.
IEEE INT CONV, 1968, PAPER 4A2
1409. SWEN,G.F.
DEVELOPMENT OF THE SPANNING TREE CONCEPT WITH APPLICATIONS TO THE
SHORTEST ROUTE PROBLEM
PHD THESIS, UNIV OF PITTSBURGH, 1968
1410. SZYGENDA,S.A.
SYSTEMS, SCIENCE AND SOFTWARE.
NASA SYSTEM SPECIFICATION.
SYSTEMS, SCIENCE AND SOFTWARE 1970
1411. SZYGENDA,S.A.
PROBLEMS ASSOCIATED WITH THE IMPLEMENTATION AND UTILIZATION OF
DIGITAL SIMULATORS AND DIAGNOSTIC TEST GENERATION SYSTEMS
DIGEST INT SYMPO FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 51-52
1412. SZYGENDA,S.A.
A SELF-PAIRING MEMORY SYSTEM FOR DIGITAL COMPUTERS
PROC 2ND HAWAII CONF ON SYSTEM SCIENCES, JAN 1969, P 577-580
1413. SZYGENDA,S.A.
A SOFTWARE DIAGNOSTIC SYSTEM FOR TEST GENERATION AND SIMULATION OF
LARGE DIGITAL SYSTEMS
PROC NEC, DEC 1969, P 657-662
1414. SZYGENDA,S.A.
TEGAS - A DIAGNOSTIC TEST GENERATION AND SIMULATION SYSTEM FOR
DIGITAL COMPUTER SYSTEMS
PROC 3RD HAWAII CONF ON SYSTEM SCIENCES, JAN 1970, P 163-166
1415. SZYGENDA,S.A.
TEGAS2 - ANALYSIS OF A GENERAL PURPOSE TEST GENERATOR AND SIMULATION
SYSTEM FOR DIGITAL LOGIC
PROC 9TH DAN, DALLAS, 1972, P 116-127
1416. SZYGENDA,S.A. & GOLDHORN,G.
IMPLEMENTATION AND EXTENSIONS OF MULTI-DIMENSIONAL PATH
SENSITIZING IN A SIMULATION AND DIAGNOSIS SYSTEM
PROC 7TH ALLEGTON CONF ON CIRCUIT AND SYSTEMS THEORY,
P 281-292

- NO 9, P 519B : UNIV MICROFILMS, NO 72-7847
1418. SIMULATION AND FAULT DIAGNOSIS
PROC 1972 SUMMER SIMULATION CONF., SAN DIEGO, JUNE 1972, P 270-281
1428. SZYGENIA, S.A. & HEMPHILL, J. & HEMMING, C. & PIKE, J. & LEKKOS, A.
& THOMPSON, E.
IMPLEMENTATION OF SYNTHESIZED TECHNIQUES FOR A COMPREHENSIVE
DIGITAL DESIGN, VERIFICATION AND DIAGNOSIS SYSTEM
PROG 5TH HAWAII CCNF ON SYSTEM SCIENCES, HONOLULU, JAN 1972,
P 203-215
1419. SZYGENIA, S.A. & LEFKOS, A.A.
INTEGRATION TECHNIQUES FOR FUNCTIONAL AND GATE-LEVEL DIGITAL LOGIC
SIMULATION
PIGC 12th DAB, PORTLAND, JUNE 1973, P 159-172
1420. SZYGENIA, S.A. & KUSE, D.M.
FUNCTIONAL SIMULATION - A BASIS FOR A SYSTEMS APPROACH TO
DIGITAL SIMULATION
IEEE COMPUTER GROUP REPOSITORY, R 70-93, 32 PP, 1970
1421. SZYGENIA, S.A. & KUSE, D.M. & THOMPSON, E.W.
A MODEL AND IMPLEMENTATION OF A UNIVERSAL TIME DELAY SIMULATOR
FOR LARGE DIGITAL NETS
PROC SJCC, 1970, P 207-216
1422. SZYGENIA, S.A. & THOMPSON, E.W.
FAULT INJECTION TECHNIQUES AND MODELS FOR DIGITAL LOGIC
SIMULATIONS
PROC FJCC, 1972, P 875-894
1423. TANAKA, K. ET AL.
ON-LINE INTEGRATED CIRCUIT DESIGN SYSTEM USING GRAPHIC DISPLAY
ELECTRONICS AND COMMUNICATIONS IN JAPAN, VOL 55-D, NO 9, 1972,
P 106-115
1424. TANAKA, K.
EFFICIENT TESTING OF COMBINATIONAL LOGIC CELLS IN LARGE SCALE
ARRAYS
PHD THESIS, STANFORD UNIV, 1968
1425. TANAKA, C.
PARALLEL SIMULATION OF DIGITAL SYSTEMS
M.S. THESIS, UNIV OF ILLINOIS, 1970, ILLIAC IV DOCUMENT 211
1426. TANAKA, C. & TABUCHI, K. & KANADA, H.
A PROCEDURE FOR SELECTING DIAGNOSTIC TESTS IN COMBINATIONAL
CIRCUITS
IEEE COMPUTER GROUP REPOSITORY, R 70-171, 9 PP, 1970
1427. LANG, Y.S.
CINCHONIZATION OF FAULT-DETECTION TESTS FOR COMBINATIONAL CIRCUITS
AND SEQUENTIAL MACHINES
PHD THESIS, NORTHWESTERN UNIV, 1971, 76 PP : DISS ABSTR, VOL 32,
1428. TARJAN, R.E.
AN EFFICIENT PLANARITY ALGORITHM
PHD THESIS, STANFORD UNIV, NOV 1971, 160 PP, REPORT CS-244-71;
DISS ABSTR, VOL 32, NC 12, P 6974P ; UNIV MICROFILMS, NC 72-16897
1429. TAXIN, D.
A FACILITY FOR RAPID COMPUTER AIDED GENERATION OF
PRECISION GRAPHICS
PROC 5th DAW, WASHINGTON, JULY 1968, P 24-1-24-17
1430. TAXIN, H.M.
INTERACTIVE GRAPHICS AND THE COMPUTER AIDED DESIGN OF DIGITAL
SYSTEMS
PHD THESIS, UCLA 1970 ; ABSTRACT IN DISSERTATION ABSTRACTS
VOL 31, NO 2, P 7328H, CEDER 71-16, 367
1431. TEETS, J.J.
THE ROLE OF SIMULATION IN LSI DESIGN
PROC SJCC, 1972, P 1065-1070
1432. TELL, H.V. & PRODERSTRICH, S.
INFORMATION SYSTEM FOR DESIGN ENGINEERING
1433. TENNANT, J.R. & CHESLEY, G.
DESIGN AND LAYOUT OF LARGE INTEGRATED CIRCUIT BOARDS
3RD ANNUAL INTEGRATED CIRCUITS SEMINAR, P 55-67, FEB 1966
1434. THAMHAI, H.J. & MCLENDON, P.J.
SYSTEM PARTITIONING FOR LSI
PROC NEC 1968, P 2C0-205
1435. THAYSE, A.
BOOLEAN DIFFERENTIAL CALCULUS
PHILIPS R&ES PPTS, VOL 26, P 229-246, 1971
1436. THAYSE, A.
MULTIPLE FAULT DETECTION IN LARGE LOGICAL NETWORKS
PHILIPS R&ES REPTS, VOL 27, NO 6, P 583-602, DEC 1972
1437. THAYSE, A.
TESTING OF ASYNCHRONOUS SEQUENTIAL SWITCHING CIRCUITS
PHILIPS R&ES REPTS, VOL 27, NO 1, P 99-136, FEB 1972
1438. THAYSE, A.
A VARIATIONAL DIAGNOSIS METHOD FOR STUCK-FAULTS IN COMBINATIONAL
NETWORKS
PHILIPS R&ES REPTS, VOL 27, NO 1, P 82-98, FEB 1972
1439. THAYSE, A. & DAVID, M.
BOOLEAN DIFFERENTIAL CALCULUS AND ITS APPLICATION TO SWITCHING
THEORY

- LIST, VOL 41, P 1177-1200, JULY 1962
1440. TOLYAS, P.G.
COMPUTER-GENERATED INTERCONNECTIONS FOR LSI
PCRC INC., DLG 1966, P 242-243
1441. TOLYAS, P.G. & SAGENDA, S.A.
THE SPECIALIZATION AND GENERALIZATION OF DIFFERENT FAULT CLASSES FOR
DIGITAL SIMULATION
RECORD, SWITZERLAND 73, HCUSTON, APRIL 1973, P 388-395
1442. TOLYAS, P.G.
FAULT LOCATION IN CELLULAR ARRAYS
PROG. INT. CONF. ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 245-250.
1443. TOLYAS, P.G.
SYNTHESIS OF COMBINATIONAL SWITCHING CIRCUITS MEETING TECHNOLOGY
STANDARDS
PROG. INT. CONF. ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 245-250.
1444. TOLYAS, P.G.
AN ILLUSTRATED ALGORITHM FOR COMPONENT DISPOSITION ON A BOARD
ALTA SPECIFICATIONS, VCL 35, NO 5, MAY 1970, P 417-421
1445. TOOMA,
FAULT FOLDING: A UNIFIED APPROACH TO FAULT ANALYSIS IN COMBINATIONAL
ELECTRONIC COMPUTER SYSTEMS
CONF. 1971 COMPUTER SOCIETY CONF., BOSTON, SEPT 1971, P 81-82
1446. TOOMAA, J.T. ET AL
THERAS - A LAYING DIAGRAM ASSEMBLY SYSTEM
PROC. 10TH DAW, PORTLAND, JUNE 1973
1447. TOOMAA, J.T. & MALLIK, J.G.
FAIRLY ADVANCES IN COMPUTER-AIDED DESIGN OF SEQUENTIAL CIRCUITS
PROC. 3RD HAWAII CONF. ON SYSTEMS SCIENCES, JAN 1970, P 159-162
1448. TOOMAA, J.T.
LAYER-BASED CHECKING OF MOS/LSI LAYOUTS
PROC. INT. CONF. ON CAD, UNIV OF SOUTHAMPTON, APR 1972, P 7-11,
IFIP CONF. TOOL NO 66
1449. TOOMAA, J.T.
PROGRAMMABLE INTERCONNECTION TECHNIQUES
PROC. 1ST WORLD STATE. CONF 1966, DIGEST VOL IX, P 124-125
1450. TURNBULL, A.J.
COMPUTER-AIDED DESIGN - THE FUTURE FOR MICROELECTRONICS
MICROELECTRONICS (G.B.) VCL 1, NO 11, P 30-31 (NOV 1965).
1451. TUITE, W.T.
HOW TO DRAW A GRAPH
PROC. LONDON MATHEMATICAL SOCIETY, VOL 13, P 743-768, 1963
1452. TUITE, W.T.
FAULT DETECTION IN SEQUENTIAL MACHINES
PHD THESIS, UNIV OF HCUSTON, 1972, 177 PP; DISS. ASTR., VCL 33,
NO 5, P 42-52; UNIV MICROFILMS, NO 73-6J65 ; ALSO,
REPT. NUSC-TR-4421, NAVAL UNDERWATER SYSTEMS CENTER, NEWPORT, RI
(NTIS AD 750 266)
1453. TYLASAITA, T.T.
TUYUGU, E.H.
A DATA BASE AND PROBLEM SOLVER FOR COMPUTER-AIDED DESIGN
PROC. IFIP 71, P 1046-1049, 1971
1454. UHLIK, R.J.
GRAPHIC UPDATE OF AUTOMATED LOGIC DIAGRAMS
IBN TECHNICAL REPT TW 00-1747, JUNE 1968
1455. UHLIK, R.J.
GRAPHIC UPDATE OF AUTOMATED LOGIC DIAGRAMS
PROC. 5TH DAW, WASHINGTON, JULY 1965, P 12-1-12-24
1456. UHLIK, R.J.
TIME SEQUENCED LOGICAL SIMULATION BASED ON CIRCUIT DELAY AND
SELECTIVE TRACING OF ACTIVE NETWORK PATHS
PROC. 20TH ACM NAT. CONF., 1965, P 437-448
1457. UHLIK, R.J.
TIME SEQUENCED LOGICAL SIMULATION BASED ON CIRCUIT DELAY AND
SELECTIVE TRACING OF ACTIVE NETWORK PATHS
PROC. 20TH ACM NAT. CONF., 1965, P 437-448
1458. ULRICH, E.G.
SELECTIVE SIMULATION OF SYNCHRONOUS AND ASYNCHRONOUS DIGITAL
NETWORKS
REPT X6-1918/030, NORTH AMERICAN AVIATION, AUTOMATION DIV,
ANAHEIM, CA, AUG 1966
1459. ULRICH, E.G.
EXCLUSIVELY SIMULATION OF DIGITAL DIAGNOSTIC PROGRAMS THROUGH DIGITAL
SIMULATION
PROC. CONF. ON COMPUTER TECHNOLOGY, UNIV OF MANCHESTER, JULY 1967,
P 9-10 ; IEE. CONF. PUBL. NO J2
1460. ULRICH, E.G.
THE EVALUATION OF DIGITAL DIAGNOSTIC PROGRAMS THROUGH DIGITAL
SIMULATION
PROC. CONF. ON COMPUTER TECHNOLOGY, UNIV OF MANCHESTER, JULY 1967,
P 9-10 ; IEE. CONF. PUBL. NO J2
1461. ULRICH, E.G.
EXCLUSIVELY SIMULATION OF ACTIVITY IN DIGITAL NETWORKS
CACH, VOL 12, NO 2, P 102-110, FFU 1968
1462. ULRICH, E.G. & HANKE, I.
THE CONCURRENT SIMULATION OF NEARLY IDENTICAL DIGITAL NETWORKS
PROC. 10TH DAW, PORTLAND, JUNE 1973, P 145-150
1463. USIANG, S.S. & ULRICH, E.
AUTOMATIC DIAGNOSIS OF COMPLEX LOGIC CIRCUITS

1463. ULRICH, E.G. & BAKER, T. & WILLIAMS, L.R.
FAULT-TEST ANALYSIS TECHNIQUES BASED ON LOGIC SIMULATION
PROG. IN LAW, DALLAS, JUN 1972, P 111-115
1464. ULRICH, J.P.
A COMPUTATIONAL THEORY OF PLANAR IMBEDDING
PHD THESIS, UNIV OF TEXAS, AUSTIN, 1968
DISS. AUST., VOL 19, P J340B; UNIV MICROFILMS 69-6231
1465. ULRICH, J.P.
THE EFFECT OF CONNECTOR ORIENTATION ON THE PHYSICAL DESIGN OF
ELECTRICAL NETWORKS
PROC. JOINT CONF. ON MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ANABETH, GCI 1968, P 412
1466. ULRICH, J.P.
A CHARAKTERIZATION OF PLANAR ORIENTED GRAPHS
SIAM J ON APPL MATH, VOL 18, NO 2, P 364-371, MARCH 1970
1467. ULRICKSON, R.W.
COMPUTER-AIDED LSI DESIGN
RECORD WISCON, 1968, SESSION 1/2
1468. URBAN, S.J.
EFFECTIVE USE OF A COMPUTER-AIDED DESIGN SYSTEM
PROC 7TH DAW, SAN FRANCISCO, JUNE 1970, P 234-248
1469. URBAN, S.J. & RANDALL, N.C. & HARLEY, T.J.
SYSTEM FOR HEURISTIC AND RAPID PROCESSING OF COMPONENT LAYOUT
AND WIRING (SHARECLAW)
PRGC ACQ NAT. CONF, CHICAGO, AUG 1971, P 414-432
1470. VANHETTE, H.W.
COMPUTER-AIDED DESIGN OF MOS/LSI CIRCUITS
PROC SJCC, 1972, P 1059-1063
1471. VANCELEMPUT, W.M.
AN INTERACTIVE SYSTEM FOR COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT
BOARDS
MATH. PHYS., UNIV OF WATERLOO, DEPT OF APPLIED ANALYSIS AND
COMPUTER SCIENCE, DEC 1971; ALSC REPORT CSRR-2064
1472. VANLIER, M.C. & OTTEN, K.H.
ON THE MATHEMATICAL FORMULATION OF THE WIRING PROBLEM
INT J OF CIRCUIT THEORY AND APPLICATIONS, VOL 1, P 137-147, 1973
1473. VANGERSCHAETEN, R. & VANGELEMPUT, W. & VERBIST, J. & BEKE, H. & NIJS, G.
COMPUTER-AIDED IC MASK PRODUCTION
SCHOOL SCHOOL ON CIRCUIT THEORY (ORGANIZED BY THE INSTITUTE OF
KADIO-ENGINEERING AND ELECTRONICS, CZECHOSLOVAK ACADEMY OF
SCIENCES, PRAGUE, CZECHOSLOVAKIA), SEPTEMBER 1971
1474. VARIAN, H. & ARONSTADT, E. & SCHEFF, B.H. & YOUNG, S.
COMPUTER-AIDED DESIGN
1475. VARTANIAN, N.Y.
AN ALGORITHM FOR FAULT ISOLATION OF MULTISTATE ELECTRONIC MICROGRAS
UNIV OF PENNSYLVANIA, PHD THESIS, 1969
1476. VASSEUR, J.P.
AIDE DES CALCULATEURS A LA PRODUCTION DES MASQUES POUR CIRCUITS
INTEGRES
ONDE ELECTRIQUE, VOL 49, NO 1, P 90-91, JAN 1969
1477. VASSEUR, J.P. & BERROKLA, E. PERRONE, M. & HOUSQUET, Y. & LUSINCHI, J.
AUTOMATISATION DU DESSIN DES MASQUES POUR CIRCUIT INTEGRÉS
CONF SUR LA MICROELECTRONIQUE AVANCÉE, PARIS, 1970, P 422-429
1478. VERNET, J.P.
AUTOMATIC TESTER FOR PC BOARDS USING FAULT INJECTION-SIMULATION
PROC 1972 SUMMER SIMULATION CONF, SAN DIEGO, JUNE 1972, P 92-97
1479. VINCENT-CARREROU, J. & REMY, J. & MOUX, G. & QUILLIN, J.P.
LE PROGRAMME "SPIDER". AIDE A LA CONCEPTION DES ENSEMBLES LOGIQUES
ONDE ELECTRIQUE, VOL 49, NO 1, P 127-132, JAN 1969
1480. VINCENT-CARREROU, J.P.
DESIGN OPTIMIZATION OF SMALL LOGICAL SYSTEMS
PROC 23RD ACM NAT. CONF, P 379-386, 1968
1481. VISHNUBHOTLA, S.R. & CHUANG, Y.H.
A PATH ANALYSIS METHOD FOR THE DIAGNOSIS OF MULTIPLE FAULTS IN
COMBINATIONAL CIRCUITS
TECH. INFO. NO 155, COMPUTER SYSTEMS LAB, WASHINGTON UNIV, ST LOUIS,
APRIL 1972
1482. VISHNUBHOTLA, S.R. & CHUANG, Y.H.
A PATH ANALYSIS APPROACH TO THE DIAGNOSIS OF COMBINATIONAL CIRCUITS
PROC 8TH DAW, P 222-230, JUNE 1971
1483. VISHNUBHOTLA, S.R. & CHUANG, Y.H.
A THEORY AND A PROCEDURE FOR THE DETECTION OF MULTIPLE FAULTS IN
COMBINATIONAL CIRCUITS
PROC 10TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 133-142,
OCT 1972
1484. VLACK, D.
COMPUTER SIMULATION OF DIGITAL SYSTEMS ON THE HARDWARE LEVEL
PROG. THESIS, CASE INST OF TECHNOLOGY, 1967, 149, P. SUP: H.W. MCGOVERN;
DISS. ASTR., VOL 28, NO 6, P 2435B; UNIV MICROFILMS 67-16108
1485. VLIFISTRA, J. & WIELINGA, R.F. (EDS)
COMPUTER-AIDED DESIGN

- NORTH HOLLAND • AMSTERDAM, 1973
DESIGN AUTOMATION, JUNE 1964, P 25-28
1486. VOGELSBURG, R.E.
IDENTIFYING SOURCES OF UNKNOWN LEVELS GENERATED DURING THREE-VALUE FAULT SIMULATION
IBM TECH DISCLOSURE BULLETIN, VOL 14, NO 8, P 2510-2511, JAN 1972
1487. VGGFLISHERG, K.E.
OPTIMIZATION OF FAULT SIMULATION BY PREANALYSIS
IBM TECH DISCLOSURE BULLETIN, VOL 14, NO 8, P 2508-2509, JAN 1972
1488. WALNER, G.A. (ED)
ADVANCES IN ELECTRONIC CIRCUIT PACKAGING
PLENUM PRESS, NEW YORK 1962
1489. WALKER, G.S.
COMPUTER-AIDED DRAWING EQUIPMENT FOR INTEGRATED CIRCUIT MANUFACTURE
POST-OF-F-ELEC-ENG.J.(GB), VOL 64, PT4, P 260-265, JAN 1972
1490. WALKE, R.
USER'S VIEWS OF LOGIC SIMULATION
DIGEST IEE IFERCON, NEW YORK, 1972, P 44-45
1491. WALL, P.A.
IMPROVEMENT IN COST, RELIABILITY AND SPEED OF PROVIDING ENGINEERING INFORMATION FOR PRODUCTION BY USING COMPUTER AIDED DESIGN
PROC CONF ON MANAGEMENT AND ECONOMICS IN THE ELECTRONICS INDUSTRY (IEE PUBL 62), EDINBURGH, MARCH 1970, P 83-93
1492. WANG, K.C.
DESIGN OF ASYNCHRONOUS MACHINES WITH FAULT DETECTION CAPABILITIES
PROC 7TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 237-242, OCT 1969
1493. WANG, P.T.
ORDERING ALGORITHM FOR FET CIRCUITS IN LSI ARRAYS
IBM TECH DISCL BULL, VOL 15, NC 11, P 3357-3358, APRIL 1973
1494. WANG, Y.Y.
COMBINATIONAL LOGIC DESIGN AND TEST BY TI 960A MINICOMPUTER
CASE WESTERN RESERVE UNIV, MASTER'S THESIS, 1973
1495. WARFUMON, C.R.
AUTOMATION OF LOGIC PAGE PRINTING
IBM DATA SYSTEMS DIVISION, TECHNICAL REPORT 00-720, JAN 1961
1496. WARFUMON, C.R.
AUTOMATION OF LOGIC PAGE PRINTING
AIEE SUMMER GENERAL MEETING, 1961, PAPER CP61-726
1497. MARSHAKSY, E.H.
1498. WATERS, M.C.
COMPUTER AIDS TO LOGIC SYSTEMS DESIGN
PHD THESIS, UNIV OF SOUTHAMPTON, 1972
1499. WATERS, R.H.
A DRAFTING DOCUMENT GENERATION LANGUAGE
IBM TECHNICAL REPT TR 02-326, CCT 1564
1500. WAYMAN, R. & MCNAUL, M.T. & CRAWFORD, H.J. & DEANDRADE, A.B.
AUTOMATED LOGIC DESIGN TECHNIQUES APPLICABLE TO INTEGRATED CIRCUITRY TECHNOLOGY
PROC FJCC 1566, P 247-265
1501. WEAVER, J.A.
CIRCUIT SPECIFICATION ON A COMPUTER DISPLAY
PROC INTL CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 579-584,
IEE CCNF PUBL NO 51
1502. WEINBERG, I.
MICROELECTRONICS AND PRINTED CIRCUITS : PROBLEMS AND THEIR SOLUTIONS
PROC 5TH DAN, WASHINGTON, JULY 1968, P J-1-3-30
1503. WEINBERGER, A.
FORMAL PROCEDURES FOR CONNECTING TERMINALS WITH A MINIMUM TOTAL WIRE LENGTH
JOURNAL ACM, VOL 4, NC 4, P 428-433 (JUNE 1957).
1504. WEINBERGER, A.
LARGE SCALE INTEGRATION OF MOS COMPLEX LOGIC : A LAYOUT METHOD
IEEE-J-SSC, VOL 2, NO 4, P 182-185, DIC 1967
1505. WEINBERGER, A. & LGBERMAN, H.
SYMBOLIC DESIGNATIONS FOR ELECTRICAL CONNECTIONS
JACK, VOL 4, NO 4, P 420-427, 1957
1506. WEINDLING, M.N.
A COMPUTER PROGRAM FOR AUTOMATIC POINT TO POINT WIRING
DOUGLAS ENGINEERING PAPER 160B, SEP 1963, DOUGLAS AIRCRAFT CO, SANTA MONICA
1507. WEINDLING, M.N.
A METHOD FOR THE BEST GEOMETRIC PLACEMENT OF UNITS ON A PLANE
PROC FIRST DAN 1964 ; DOUGLAS PAPER 3108
1508. WEINDLING, M.N.
A COMPUTER SYSTEM FOR AUTOMATIC OPTIMAL DESIGN OF AN ELECTRONIC SYSTEM
PROC SHARL MEETING, SAN FRANCISCO, MARCH 1964

- INTERCONNECTIONS FOR A FAST LOGIC SYSTEM
COMPUTER JOURNAL, VOL 6, P 321, 1964
1532. YILMAN,N.E. & LEMKE,H.U. & HILES,J.O.
PIXEL-ANALYSIS APPROACH TO GRAPHIC MAN-MACHINE INTERACTION
PROG INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 463-471,
IEE CONF PUBL NO 51
1533. BITTLE,L.
DIGITAL SIMULATION OF LARGE SCALE INTEGRATED CIRCUITS FOR PARALLEL
PROCESSING OF PICTURES
ABSTRACTS COMPUTER SCIENCE CONF, COLUMBUS, OHIO, SESSION 1466,
FEB 1973
1534. WGLINDALE,E.
COMPUTER-AIDED DESIGN OF ELECTRONIC CIRCUITS
ILLIFFE 1968, LONDON, 172 PP
1535. WOO,LIN
AN ALGORITHM FOR STRAIGHT LINE REPRESENTATION OF SIMPLE PLANAR
GRAPHS
IEN NEW YORK SCIENTIFIC CENTER REPORT NO 322-2918, OCT 1967
J. OF THE FRANKLIN INSTITUTE, VOL 287, NO 3, P 187-208, MARCH 1968
1536. WOOL,J. & NEWTON,B.S. & SNELL,D.J. & WALMSLEY,M.B.
COMPUTER-AIDED PRODUCTION OF MASKS FOR SILICON INTEGRATED CIRCUITS
PROG INT CCNF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 122-129,
IEE CONF PUBL NO 51
1537. WUTRICHD,C.
COMPUTER HARDWARE AND COMPUTER-AIDED DESIGN (IN GERMAN)
FULL. ASS. SCHULE ELEC., VOL 62, NO 22, P1056-1060, OCTOBER 1971
1538. YAFET,S.J.E.
AUTOMATION OF TEST SPECIFICATIONS FOR N/C PRINTED CIRCUIT BOARDS
SEPTEMBER 1971, DIGEST P 14-15
IEEE TRANS ON COMPUTERS, VOL C-19, NO 3, MARCH 1970, P 259-262
1539. YANG,Y.Y. & WING,C.
AN ALGORITHM FOR THE WIRING PROBLEM
IEEE INT SYM ON ELECTRICAL NETWORK THEORY (LONDON),
SEPTEMBER 1971, DIGEST P 14-15
IEEE TRANS ON COMPUTERS, VOL C-19, NO 3, MARCH 1970, P 259-262
1540. YAU,S.S. & ORSICK,M.
FAULT DIAGNOSIS AND REPAIR OF CUT POINT CELLULAR ARRAYS
IEEE TRANS ON COMPUTERS, VOL C-19, NO 3, MARCH 1970, P 259-262
1541. YAU,S.S. & TANG,Y.S.
AN EFFICIENT ALGORITHM FOR GENERATING COMPLETE TEST SETS FOR
COMBINATIONAL LOGIC CIRCUITS
DIGITAL INT SIMP ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 14-17
1542. YAU,S.S. & TANG,Y.S.
- AN EFFICIENT ALGORITHM FOR GENERATING COMPLETE TEST SETS FOR
COMBINATIONAL LOGIC CIRCUITS
DIGITAL INT SIMP ON FAULT TOLERANT COMPUTING, PASADENA,
MARCH 1971, P 14-17
1543. YAU,S.S. & YANG,S.C.
A MULTIPLE FAULT DETECTION ALGORITHM FOR COMBINATIONAL LOGIC
CIRCUITS
PROC 19TH ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY, P 101-112,
CCIT 1972
1544. YEN,Y.T.
AUTOMATIC TEST GENERATION FOR FOUR-PHASE MOS-LSI CIRCUITS
PROC 2ND HAWAII CONF ON SYSTEMS SCIENCES, JAN 1969, P 761-764
1545. YEN,Y.T.
A METHOD OF AUTOMATIC FAULT DETECTION TEST GENERATION FOR FOUR
PHASE MOS-LSI CIRCUITS
PROC SJCC, 1969, P 215-220
1546. YETTER,I.H.
HIGH SPEED FAULT SIMULATION FOR THE UNIVAC 1107 COMPUTER
PROC 23RD ACM NAT CONF, 1968, P 265-277
1547. YOSHIDA,K. & NAKAGAWA,T.
TOPOLLOGICAL LAYOUT DESIGN OF MONOLYTIC IC IN CAD
DIGEST ISSCC, PHILADELPHIA, FEB 1969, P 136-137
1548. YOSHIDA,K. & OHTA
TOPOLLOGICAL LAYOUT OF A MONOLYTIC IC
ELECTRONICS AND COMMUNICATIONS IN JAPAN, VOL 52, NO 12, P 173-179
1969
1549. YOSHIDA,K. & NAKAYAMA,N. & SATO,T. & TANAKA,K.
ON-LINE PATTERN DESIGN SYSTEM FOR INTEGRAL CIRCUITS
PKOC COMPUTER 72, ISLANDS OF APPLICATION (IEE), TOKYO, JAPAN,
JUNE 1972, P 166-176
1550. YOUNG,S.
A MICROPROGRAM SIMULATOR
PROC 8TH DAW, ATLANTIC CITY, JUNE 1971, P 63-81
1551. YOUNG,S. & ECKERBERG,A.
AUTOMATIC LOGIC PARTITIONING, PLACEMENT, WIRING
PROC JOINT CCNF CN MATHEMATICAL AND COMPUTER AIDS TO DESIGN,
ANAHEIM, OCT 1969, P 416
1552. YOUNG,S.P. & ECKERBERG,A.E.
SURVEY OF LITERATURE ON INTERCONNECTION, COMPONENT PLACEMENT AND
LOGIC PARTITIONING
KATHLEON MISSILE SYSTEMS, DIGITAL SYSTEMS DEPT, MENG SY-3-69,
APRIL 1969
1553. ZANE,R. & WILHER,D.A.

1509. WINDLING, W.N. & GOLDBECK, S.W.
MULTI-LAYERED GRAPHS
DOUGLAS MISSILE AND SPACE SYSTEMS DIVISION, PAPER 3594, SEP 1965
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1510. WEISS, C.D.
BOUNDS ON THE LENGTH OF TERMINAL STUCK-FAULT TESTS
IEEE TRANS ON COMPUTERS, VOL C-21, NO 3, P 305-309, MARCH 1972
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1511. WEISSMAN, J.
BOULIAN ALGOLKA, MAP CLOCKING AND INTERCONNECTIONS
AMER. SOC. MECH. ENG., VOL 69, P 608-610, 1962
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1512. WEISSMAN, J.
EGOCLEAN ALGOLKA, MAP CLOCKING AND INTERCONNECTIONS
DEPT J-341-51, AUTONETICS, ANAHEIM, CA, 1965
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1513. WEST, L.E. & CASKEY, D.L.
THE MATHEMATICAL BASIS OF THE AUTOMATIC ETCHED INTERCONNECTION
DESIGN PROGRAM
PAPER NO 7, DEPT 3341-5, AUTONETICS, ANAHEIM, CA, 1965
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1514. WILSON, R.K.
TCP/DYNAMIC SIMULATION AS AN AID TO PRINTED CIRCUIT BOARD DESIGN
SANDIA CORP., AFPI SC-6R-66-424 (AUG 1966).
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1515. WHITNEY, G.F.
COMPUTER GENERATED ANALYSIS OF CIRCUIT FAILURES
SYMP OF ENGINEERING COMPUTER APPLICATIONS IN DESIGN AND
MANUFACTURE, WESTERN ELECTRIC, READING, PA, APRIL 1968.
PAPER NO 15
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1516. WHITNEY, G.E.
ALGEBRAIC FAULT ANALYSIS FOR CONSTRAINED COMBINATIONAL NETWORKS
IEEE TRANS ON COMPUTERS, VOL C-20, NO 2, P 141-149, FEB 1971
ALSO IEEE COMPUTE GROUP REPOSITORY, R 70-119, 28 PP
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1517. WHITNEY, G.E.
TEST GENERATION FOR STRUCTURAL TWO-STATE MACHINES BY A METHOD OF
SEQUENTIAL CONSTRAINTS
DIGEST IEEE INT COMPUTER SOCIETY CONF., BOSTON, SEPT 1971, P 73-74
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1518. WHITNEY, G.E. & TULLIOSS, R.F.
THE BEST LANGUAGE : A LANGUAGE FOR USE IN SIMULATION OF DIGITAL
CIRCUITS
DIGEST IEEE COMPUTER SOCIETY CONF., SEPT 1972, P 211-214
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1519. WILBUR, D.A. & ZANF, K.
PUZZLE : A PROGRAM FOR COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT
ARTWORK
PROC 17814, SEPT 1967.
1520. WILBER, J.A.
A LANGUAGE FOR DESCRIBING DIGITAL COMPUTERS
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1521. WILCOX, P.
DESIGN RULE CHECKING OF INTEGRATED CIRCUIT MASKS
INTERNAL REPORT, RELL NORTHERN RESEARCH, OTTAWA, OCT 1972
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1522. WILLEMSEN, J.
OPTIMAL REPRESENTATIONS OF FINITE STATE MACHINES FOR COMPUTER
SIMULATION
PHD THESIS, UNIV OF PENNSYLVANIA, 1971, 221PP ; SUP H. YANADA;
DISS. AUSLIK, VOL 32, NC 4, P 2113B ; UNIV MICROFILMS, NC 71-26113
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1523. WILLIAMS, N.J.Y.
TEST GENERATION FOR LSI SEQUENTIAL CIRCUITS : THE USE OF TEST
POINTS IN CONJUNCTION WITH ADDITIONAL LOGIC
PHD THESIS, STANFORD UNIV, DEPT OF EL ENG, AUG 1970
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1524. WILLIAMS, H.P.
THE SYNTHESIS OF LOGICAL NETS CONSISTING OF NON UNITS
COMPUTER JOURNAL, VOL 11, NO 2, P 173-176, AUG 1968
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1525. WILLIAMS, J.S.
COMPUTER-AIDED PRINTED CIRCUIT BOARD DESIGN
PROC 19TH CONF ON COMPUTER SYSTEMS AND TECHNOLOGY, LONDON, 1972,
P 39-48 ; IERE CONF PUBL NO 25
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1526. WILLIAMS, R.K.
A SURVEY AND AN ANNCTED BIBLIOGRAPHY OF DATA STRUCTURES
FOR COMPUTER GRAPHICS SYSTEMS
NEW YORK UNIV LIBRN, LAB FOR ELECTRCSCIENCE,
RESEARCH REPT TR-403-6, SEPTEMBER 1969, 64 PP
CFSTI AD 697890
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1527. WILLIAMS, T.D.
AUTOMATED COMPUTER DESIGN
UNIVAC, BLUE BELL, 1966, 25 PP
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1528. WILSON, R.P.
A COMPUTER-AIDED CONNECTION SYSTEM
PAOC 6TH DAY, MIAMI BEACH, JUNE 1969, P 281-289
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1529. WING, C.
ON DRAWING A PLANAR GRAPH
FEEL-T CIRCUIT THEORY, VOL 1, NO 1, P 112-113 (MAR 1966).
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1530. WISE, D.J.
LIDO - AN INTEGRATED SYSTEM FOR COMPUTER LAYOUT
AND DOCUMENTATION OF DIGITAL ELECTRONICS.
PROC INT CONF ON CAD, UNIV OF SOUTHAMPTON, APRIL 1969, P 72-81,
IEE CONF PUBL NO 51
REPT 187, DEPT OF COMPUTER SCIENCE, UNIV OF ILLINOIS, FEB 1966
1531. WISEMAN, N.F.
APPLICATION OF LIST PROCESSING METHODS TO THE DESIGN OF

- PUZZLE : A PROGRAM FOR COMPUTER AIDED DESIGN OF PRINTED CIRCUIT ARTWORK
PROC 1ST NAVAL CONF ON SYSTEMS SCIENCES, JAN 1968, P 109-112
1554. ZANE, P. & WILBERD, A.
COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT ARTWORK
COMPUTER-ORIENTED CIRCUIT DESIGN, KUG & MAGNUSSON, (CH 1.2),
PENNACLE FALL, 1969
1555. ZANE, K. & WILBERD-HARRELL, D.A.
COMPUTER-AIDED DESIGN OF PRINTED CIRCUIT ARTWORK
UNIV OF CALIFORNIA, LAWRENCE RAD.LAB, REPT NO UCRL 18172, APR 1969
1556. ZEH, D.B.
A VCS LSI COMPUTER-AIDED DESIGN SYSTEM : LOGIC AND CIRCUIT DESIGN
VERIFICATION AND TESTING
NATIONAL AEROSPACE ELECTRONICS CONF, DAYTON, OHIO, MAY 1969
1557. ZELL, C.C.
MANUFACTURING ENGINEERING AND INFORMATION
PROC 41st EAW, LOS ANGELES, JUNE 1967, P 3-1-3-18
1558. ZELLINGER, S.H.
ON-LINE INTERACTIVE GRAPHICS : THE DESIGNER'S DREAM OR THE PRODUCTION MANAGER'S NIGHTMARE
PROC 9TH EAW, DALLAS, JUNE 1972, P 35-49
1559. ZISSOS, D.
ONLINE INTERACTIVE GRAPHICS - THE DESIGNER'S DREAM OR THE PRODUCTION MANAGER'S NIGHTMARE
PROG ONLINE 72, VOL 2, UXBRIDGE, UK, SEPT 1972, P 861-884
1560. ZISSOS, D.
LOGIC DESIGN ALGORITHMS
OXFORD PRESS 1972
1561. ZUCKER, J.S. & CRAWFORD, B.J.
GRAPHICAL LAYOUT SYSTEM FOR INTEGRATED CIRCUITS
IEEE TRANS ON CIRCUIT THEORY, VOL 18, NO 1, P 163-173, JAN 1971
1562. ZUCKER, J.S.
LCCS : A MACHINE LOGIC AND CONTROL SIMULATOR
IEEE TRANS ON ELECTRONIC COMPUTERS, VOL EC-14, P 403-416, 1965
1563. ZUCKER, J.S.
LOCIS : AN EDP MACHINE LOGIC AND SIMULATOR
RECORDE FILE INT CCNY, 1965, PTJ, P 28-51
1564. ZUMKHO, P.F.
THE ANALYSIS AND SYNTHESIS OF A COMPUTER SYSTEM ARCHITECTURE
CAPABLE OF ON-DEMAND FAULT-TOLERANT COMPUTING
PHD THESIS, SOUTHERN MTHODIST UNIV, 1972, 136 PP (SUPERVISOR
S.A. SAGUNA) ; DISSERTATION ABSTRACTS, VOL 33, NO 9, P 4236B,