

# **Formal Hardware Verification: Theory Meets Practice**

Dr. Carl Seger  
Senior Principal Engineer


Tools, Flows and Method Group  
Server Division

Intel Corp.


June 24, 2015

# Quiz 1 – Small Numbers


Order the following in order of size (smallest first)




Influenza A virus



Transistor in microprocessor as of June 2015



Water molecule



Resolution of optical microscope

# Answer Quiz 1


Order the following in order of size (smallest first)

~100nm




Influenza A virus

~14nm




Transistor in microprocessor as of May 2014

~0.3nm



Water molecule

~300nm



Resolution of optical microscope

# Quiz 2 – Large Numbers

Order the following in order of size (largest first)



Number of  
light bulbs  
in the world



Number of  
atoms in the  
Empire State  
Building



Number of  
transistors  
in a 2014  
cell phone



Number of  
patterns needed  
to simulate all  
possible inputs to  
one AVX instruction  
(two 256-bit inputs)

# Answer Quiz 2

Order the following in order of size (largest first)

$\sim 10^{10}$



Number of  
light bulbs  
in the world

$\sim 10^{31}$



Number of  
atoms in the  
Empire State  
Building

$\sim 10^{11}$



Number of  
transistors  
in a 2014  
cell phone



$\sim 10^{154}$



Number of  
patterns needed  
to simulate all  
possible inputs to  
one AVX instruction  
(two 256-bit inputs)

# The Design Process at 10,000 ft

Ideas





MAS: Micro-Architecture Specification

RTL: Register-Transfer Language




**This is the theory...**

# In Practice...



# What Needs to be Validated?

- **Functionality**
- Performance
- Power & Thermal
- Physical form
- Documentation
- Reliability
- Testing procedure
- ...





# Functional Validation Approaches


100 %  
Covered



Low %  
Covered

	Pro	Con
Formal Verification	<ul style="list-style-type: none"> <li>• 100% coverage</li> <li>• Proves absence of bugs</li> </ul>	<ul style="list-style-type: none"> <li>• Requires special skills</li> <li>• Constrained by complexity</li> </ul>
Directed Random Tests	<ul style="list-style-type: none"> <li>• Targets areas most likely to be of concern</li> <li>• Greatly reduces cycle requirements</li> <li>• Develops strong uArch knowledge</li> </ul>	<ul style="list-style-type: none"> <li>• Requires strong uArch knowledge</li> </ul>
Generic Random Tests	<ul style="list-style-type: none"> <li>• After generator created, easy to write</li> <li>• Requires little uArch knowledge</li> <li>• Can create things no one would ever think of</li> </ul>	<ul style="list-style-type: none"> <li>• Requires almost <math>\infty</math> cycles / time</li> <li>• Difficult / impossible to avoid broken features</li> </ul>
Directed Tests	<ul style="list-style-type: none"> <li>• Easy to write</li> <li>• Easy to understand</li> <li>• Easy to reuse</li> </ul>	<ul style="list-style-type: none"> <li>• Requires almost <math>\infty</math> number of tests</li> <li>• Difficult to hit uArch conditions</li> </ul>

# RTL Changes Constantly




Validation focus

Functionality

Timing

# Formal Equivalence Verification

- Use of symbolic/algebraic methods to completely verify that a circuit implements a specification



Today: 100% of a design is run through FEV before tape-out

Extremely successful application of math, logic and computer science in practical engineering!

Usability high enough that every design engineer is able to run the verification.

RTL

○ FEV

Schematics

○ Extraction

Layout

# Formal Property Verification



- Symbolic Trajectory Evaluation (STE), a form of symbolic simulation, are today used to formally verify very large computation units/blocks
  - Complete formal property verification of all (>3,000) uops in the execution cluster of Intel processors is now routinely done
    - Includes all control, clock gating logic, test features etc. as well as the actual data-path computations
    - FPV is primary pre-Si verification for this unit
- Combining STE with theorem proving increases the quality of specification
  - Floating point spec is mathematical statement of IEEE standard
- Symbolic model checking is seeing more wide spread use
  - Early architecture exploration/validation
  - Control intensive designs
  - Design driven early exploration

# Good News / Bad News

- Good news:
  - Formal verification can guarantee the correctness of extremely large and complex hardware
  - The verification programs allow continuous regression runs, thus preventing bugs from re-appearing
  - The verification specifications and verification scripts can often be re-used for new designs
- Bad news:
  - Difficult to capture control aspect accurately & robustly
  - Knowledge intensive activity to create initial specs and verification scripts
  - FV capacity not growing as fast as design size/complexity.
  - Structural verification decompositions are very fragile



# Solid Formal Link with Good Return of the Investment

Ideas



# Mind the Gap(s)...

Ideas



# Summary

- Formal HW Verification
  - Relies heavily on Computer Science research:
    - Finite state machines; “everything is an FSM”
    - Lattices & Galois connections
    - Data structures for representing very large circuits and Boolean functions
    - Advanced algorithms for symbolic state machine traversal, SAT solving, etc.
  - Is deployed widely in industry and is now usable by most designers.
  - Is likely to have even wider use as industry is converging on System-on-Chip designs with re-usable IP blocks
- How to leverage FV technology at higher level of abstraction and in mixed HW/SW system is a major research problem.



# Finding a Needle in a Haystack vs Finding a HW bug



vs.

Finding a single pair of values for a double precision floating point divide operation that fails.

For probability to be the same, how big should the haystack be? (Assume half-sphere haystack)

Answer: Radius ~550 light years!